- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45237 > MC68HC05L1B (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05L1B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| 封裝： | SDIP-56 |
| 文件頁數(shù)： | 18/102頁 |
| 文件大小： | 632K |
| 代理商： | MC68HC05L1B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
MOTOROLA
2-4
MC68HC05L1
PIN DESCRIPTION AND INPUT/OUTPUT PORTS
2
2.2
INPUT/OUTPUT PORTS
2.2.1
Parallel Ports
Port A, B, and E may be programmed as an input or an output under software control. The
direction of the pins is determined by the state of corresponding bit in the port data direction
register (DDR). Each 8-bit port has an associated 8-bit data direction register. Any port A, B, or E
pin is congured as an output if its corresponding DDR bit is set to a logic one. A pin is congured
as an input if its corresponding DDR bit is cleared to a logic zero. At power-on or reset, all DDRs
are cleared, which congure all port A, B, and E pins as inputs. The data direction registers are
capable of being written to or read by the processor. Refer to Figure 2-3 and Table 2-1. During the
programmed output state, a read of the data register actually reads the value of the output data
latch and not the I/O pin.
2.2.2
Fixed Ports
Port C is an 8-bit xed input port that is shared with 6 analog inputs and 2 voltage references of
the ADC. PC0-PC5 will be congured as 6 analog input when the ADON bit of the ADC Status and
Control register (bit5 of address $09) is set. PC6 and PC7 will be congured as VRH and VRL
correspondingly. At power-on or reset, port C defaults to an input port.
Port D is a four bit port, with PD0 and PD1 are input only, and PD2 and PD3 are output only. PD0
and PD1 are shared with TCAP1 and TCAP2 respectively. PD2 and PD3 are shared with TCMP1
and TCMP2 respectively.
Table 2-1 I/O Pin Functions
R/W
DDR
I/O Pin Function
0
The I/O pin is in input mode. Data is written into the output data latch.
0
1
Data is written into the output data latch and output to the I/O pin.
1
0
The state of the I/O pin is read.
1
The I/O pin is in an output mode. The output data latch is read.
TPG
20
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705L2B | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC705L2CB | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05L2CB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC705MC4DW | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705MC4P | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05L2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05L25 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L25FA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L25PB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L28 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
發(fā)布緊急采購，3分鐘左右您將得到回復。