參數(shù)資料
型號(hào): MC8610TVT1066JB
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 54/96頁(yè)
文件大?。?/td> 0K
描述: MPU E600 CORE 1066MHZ 783-PBGA
標(biāo)準(zhǔn)包裝: 36
系列: MPC86xx
處理器類型: 32-位 MPC86xx PowerPC
速度: 1.066GHz
電壓: 1V
安裝類型: 表面貼裝
封裝/外殼: 783-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 783-FCPBGA(29x29)
包裝: 托盤(pán)
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 2
Electrical Characteristics
Freescale Semiconductor
58
2.17.2.3
Interfacing With Other Differential Signaling Levels
With on-chip termination to SGND, the differential reference clocks inputs are HCSL (high-speed current steering
logic) compatible DC-coupled.
Many other low voltage differential type outputs like LVDS (low voltage differential signaling) can be used but may
need to be AC-coupled due to the limited common mode input range allowed (100 to 400 mV) for DC-coupled
connection.
LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at clock driver output
first, then followed with series attenuation resistor to reduce the amplitude, in addition to AC-coupling.
NOTE
Figure 34 to Figure 37 are for conceptual reference only. Due to the fact that clock driver
chip's internal structure, output impedance and termination requirements are different
between various clock driver chip manufacturers, it is very possible that the clock circuit
reference designs provided by clock driver chip vendor are different from what is shown
below. They might also vary from one vendor to the other. Therefore, Freescale
Semiconductor can neither provide the optimal clock driver reference circuits nor
guarantee the correctness of the following clock driver connection reference circuits. The
system designer is recommended to contact the selected clock driver chip vendor for the
optimal reference circuits with the MPC8610 SerDes reference clock receiver requirement
provided in this document.
Figure 34 shows the SerDes reference clock connection reference circuits for HCSL type clock driver. It assumes that the DC
levels of the clock driver chip is compatible with MPC8610 SerDes reference clock input’s DC requirement.
Figure 34. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)
Figure 35 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Since LVDS clock
driver’s common mode voltage is higher than the MPC8610 SerDes reference clock input’s allowed range (100 to 400 mV),
AC-coupled connection scheme must be used. It assumes the LVDS output driver features 50-
Ω termination resistor. It also
assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external
component.
50
Ω
50
Ω
SD
n_REF_CLK
SD
n_REF_CLK
Clock Driver
100
Ω Differential PWB Trace
Clock driver vendor dependent
source termination resistor
CLK_Out
HCSL CLK Driver Chip
33
Ω
33
Ω
Total 50
Ω. Assume clock driver’s
output impedance is about 16
Ω.
MPC8610
CLK_Out
SerDes Refer.
CLK Receiver
Clock Driver
相關(guān)PDF資料
PDF描述
345-012-523-804 CARDEDGE 12POS DUAL .100 GREEN
MC8610PX1333JB MPU E600 CORE 1333MHZ 783-PBGA
345-012-523-802 CARDEDGE 12POS DUAL .100 GREEN
345-012-523-801 CARDEDGE 12POS DUAL .100 GREEN
MC8610PX1066JB MPU E600 CORE 1066MHZ 783-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC8610TVT1066JZ 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8610 Integrated Host Processor Hardware Specifications
MC8610TVT1067G 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8610TVT1067J 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8610TVT1333JB 制造商:Freescale Semiconductor 功能描述:MPC8XXX RISC 32-BIT 0.09UM 1.333GHZ 1.8V/2.5V/3.3V 783-PIN B - Bulk
MC8610TVT667FB 功能描述:微處理器 - MPU REV 1.1 8610 1.0V -40C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324