- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359155 > MCZ33989EG (飛思卡爾半導(dǎo)體(中國(guó))有限公司) System Basis Chip with High-Speed CAN Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MCZ33989EG |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 元件分類： | CAN |
| 英文描述： | System Basis Chip with High-Speed CAN Transceiver |
| 中文描述： | 系統(tǒng)基礎(chǔ)芯片高高速CAN收發(fā)器 |
| 文件頁數(shù)： | 18/66頁 |
| 文件大?。?/td> | 1181K |
| 代理商： | MCZ33989EG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
18
33989
FUNCTIONAL DESCRIPTION
INTRODUCTION
FUNCTIONAL DESCRIPTION
INTRODUCTION
The 33989 is an integrated circuit dedicated to automotive
applications. Its functions include:
One full protected voltage regulator with 200 mA total
output current capability available at V
DD1
external pin
Driver for an external path transistor for the V2 regulator
function
Reset, programmable watchdog function, interrupt, and
four operational modes
Programmable wake-up input and Cyclic Sense wake-up
CAN high-speed physical interface
FUNCTIONAL PIN DESCRIPTION
RECEIVE AND TRANSMIT DATA (RXD AND TXD)
The RX and TX pins (receive data and transmit data pins,
respectively) are connected to a microcontroller’s CAN
protocol handler. TXD is an input and controls the CANH and
CANL line state (dominant when TXD is LOW, recessive
when TXD is HIGH). RXD is an output and reports the bus
state (RXD LOW when CAN bus is dominant, HIGH when
CAN bus is recessive).
VOLTAGE DIGITAL DRAIN ONE (VDD1)
The VDD1 pin is the output pin of the 5.0 V internal
regulator. It can deliver up to 200 mA. This output is protected
against overcurrent and overtemperature. It includes an
overtemperature pre-warning flag, which is set when the
internal regulator temperature exceeds 130°C typical. When
the temperature exceeds the overtemperature shutdown
(170°C typical), the regulator is turned off.
VDD1 includes an undervoltage reset circuitry, which sets
the RST pin
LOW when V
DD1
is below the undervoltage reset
threshold.
RESET (RST)
The Reset pin RST is an output that is set LOW when the
device is in reset mode. The RST pin is set HIGH when the
device is not in reset mode. RST includes an internal pullup
current source. When RST is LOW, the sink current capability
is limited, allowing RST to be shorted to 5.0 V for software
debug or software download purposes.
INTERRUPT (INT)
The Interrupt pin INT is an output that is set LOW when an
interrupt occurs. INT is enabled using the Interrupt Register
(INTR). When an interrupt occurs, INT stays LOW until the
interrupt source is cleared.
INT output also reports a wake-up event by a 10
μ
s typical
pulse when the device is in Stop mode.
VOLTAGE SOURCE TWO (V2)
The V2 pin is the input sense for the V2 regulator. It is
connected to the external series pass transistor. V2 is also
the 5.0 V supply of the internal CAN interface. It is possible to
connect V2 to an external 5.0 V regulator or to the VDD1
output when no external series pass transistor is used. In this
case, the V2CTRL pin must be left open.
VOLTAGE SOURCE 2 CONTROL (V2CTRL)
The V2CTRL pin is the output drive pin for the V2 regulator
connected to the external series pass transistor.
VOLTAGE SUPPLY (VSUP)
The VSUP pin is the battery supply input of the device.
HIGH-SIDE ONE (HS1)
The HS1 pin
is the internal high-side driver output. It is
internally protected against overcurrent and
overtemperature.
LEVEL 0-3 INPUTS (L0:L3)
The L0:L3 pins can be connected to contact switches or
the output of other ICs for external inputs. The input states
can be read by SPI. These inputs can be used as wake-up
events for the SBC when operating in the Sleep or Stop
mode.
CAN HIGH AND CAN LOW OUTPUTS
(CANH AND CANL)
The CAN High and CAN Low pins are the interfaces to the
CAN bus lines. They are controlled by TX input level, and the
state of CANH and CANL is reported through RX output. A
60
termination resistor is connected between CANH and
CANL pins.
SYSTEM CLOCK (SCLK)
SCLK is the System Clock input pin of the serial peripheral
interface.
MASTER IN SLAVE OUT (MISO)
MISO is the Master In Slave Out pin of the serial peripheral
interface. Data is sent from the SBC to the microcontroller
through the MISO pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCZ33990EF | Enhanced Class B Serial Transceiver |
| MCZ33991EG | Gauge Driver Integrated Circuit |
| MCZ33993EW | Multiple Switch Detection Interface |
| MCZ33996EK | 16-Output Switch with SPI Control |
| MCZ34652EF | 2.0 A Negative Voltage Hot Swap Controller with Enhanced Programmability |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33989EG | 制造商:Freescale Semiconductor 功能描述:IC SYSTEM BASIS W/CAN TRANCEIVER |
| MCZ33989EGR2 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SBC-HS RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33990EF | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC CLASS B SERIAL TRANS. RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33990EF | 制造商:Freescale Semiconductor 功能描述:TRANCEIVER J-1850 CLASS B 8SOIC |
| MCZ33990EF/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Enhanced Class B Serial Transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。