- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359155 > MCZ33989EG (飛思卡爾半導(dǎo)體(中國)有限公司) System Basis Chip with High-Speed CAN Transceiver PDF資料下載
參數(shù)資料
| 型號： | MCZ33989EG |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | CAN |
| 英文描述： | System Basis Chip with High-Speed CAN Transceiver |
| 中文描述： | 系統(tǒng)基礎(chǔ)芯片高高速CAN收發(fā)器 |
| 文件頁數(shù)： | 37/66頁 |
| 文件大小： | 1181K |
| 代理商： | MCZ33989EG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
37
33989
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Interrupt Register (INT)
This register allows masking or enabling the interrupt
source. A read operation informs about the interrupt source.
When the mask bit is set, INT pin goes low if the
appropriate condition occurs.
If HS1
OT
- V2
LOW
interrupt is only selected (only bit D2 set
in INT register), reading INT register bit D2 leads to two
possibilities:
1. Bit D2 = 1: INT source is HS1OT
2. Bit D2 = 0: INT source is V2LOW
HS1
OT
and V2
LOW
bits status are available in IOR.
Upon a wake-up condition from Stop mode due to over
current detection (I
DD1SW-U1
or I
DD1S-WU2
), an INT pulse is
generated; however, INT register content remains at 0000
(not bit set into the INT register).
The status bit of the INT register content is a copy of the
IOR and CAN registers status content. To clear the INT
register bit the IOR and/or CAN register must be cleared
(read register). Once this operation is done at IOR and CAN
register the INT register is updated.
Errors bits are latched in the CAN register and IOR.
Table 31. INT Register
INT
D3
D2
D1
D0
$111B
W
VSUPLOW
HS1OT-V2LOW
VDDTEMP
CANF
R
VSUPLOW
HS1OT
VDDTEMP
CANF
Reset Value
0
0
0
0
Reset Condition
POR, RST
POR, RST
POR, RST
POR, RST
Table 32. INT Control Bits
Control Bit
Description
CANF
Mask Bit for CAN Failures
V
DDTEMP
Mask Bit for V
DD
Medium Temperature (Pre-Warning)
HS1OT - V2LOW
Mask Bit for HS1 Over Temperature AND V2 Below 4.0 V
V
SUPLOW
Mask Bit for V
SUP
Below 6.1 V
Table 33. INT Status Bits
Status Bit
Description
CANF
CAN Failure
V
DDTEMP
V
DD
Medium Temperature (pre-warning)
HS1OT
HS1 Over Temperature
V
SUPLOW
V
SUP
Below 6.1 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCZ33990EF | Enhanced Class B Serial Transceiver |
| MCZ33991EG | Gauge Driver Integrated Circuit |
| MCZ33993EW | Multiple Switch Detection Interface |
| MCZ33996EK | 16-Output Switch with SPI Control |
| MCZ34652EF | 2.0 A Negative Voltage Hot Swap Controller with Enhanced Programmability |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33989EG | 制造商:Freescale Semiconductor 功能描述:IC SYSTEM BASIS W/CAN TRANCEIVER |
| MCZ33989EGR2 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SBC-HS RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33990EF | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC CLASS B SERIAL TRANS. RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33990EF | 制造商:Freescale Semiconductor 功能描述:TRANCEIVER J-1850 CLASS B 8SOIC |
| MCZ33990EF/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Enhanced Class B Serial Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。