中日AV乱码一区二区三区乱码,国产日韩欧美在线观看不卡

您現(xiàn)在的位置：買賣IC網 > PDF目錄45277 > MD80C32U-30:D (ATMEL CORP) MICROCONTROLLER PDF資料下載

11028E–ATARM–22-Apr-13

TCR: Temperature Compensated Self Refresh

Reset value is “0”.

This field is unique to Low-power SDRAM. It is used to program the refresh interval during self refresh mode, depending

on the case temperature of the low-power SDRAM.

The values of this field are dependent on Low-power SDRAM devices.

After the initialization sequence, as soon as TCR field is modified, Extended Mode Register is accessed automatically and

TCR bits are updated. In function of UPD_MR bit, update is done before entering in self refresh mode or during a refresh

command and a pending read or write access.

DS: Drive Strength

Reset value is “0”.

This field is unique to Low-power SDRAM. It selects the driver strength of SDRAM output.

After the initialization sequence, as soon as DS field is modified, Extended Mode Register is accessed automatically and

DS bits are updated. In function of UPD_MR bit, update is done before entering in self refresh mode or during a refresh

command and a pending read or write access.

Reset value is “00”.

This field defines when low-power mode is enabled.

APDE: Active Power Down Exit Time

Reset value is “1”.

This mode is unique to DDR2-SDRAM devices. This mode allows to determine the active power-down mode, which

determines performance versus power saving.

0 = Fast Exit

1 = Slow Exit

After the initialization sequence, as soon as APDE field is modified Extended Mode Register, located in the memory of the

external device, is accessed automatically and APDE bits are updated. In function of the UPD_MR bit, update is done

before entering in self refresh mode or during a refresh command and a pending read or write access

The SDRAM controller activates the SDRAM low-power mode immediately after the end of the last transfer.

The SDRAM controller activates the SDRAM low-power mode 64 clock cycles after the end of the last transfer.

The SDRAM controller activates the SDRAM low-power mode 128 clock cycles after the end of the last transfer.

相關PDF資料	PDF描述
MC80C52XXX-20/883	8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40
IC80C52CXXX-36D	8-BIT, MROM, 36 MHz, MICROCONTROLLER, CDIP40
IT80C52CXXX-L16:RD	8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
IR80C52XXX-30SHXXX:RD	8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQCC44
MC80C32E-36/883:D	8-BIT, 36 MHz, MICROCONTROLLER, CDIP40

相關代理商/技術參數(shù)	參數(shù)描述
MD80C51	制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 44 MHz Single-Chip 8 Bit Microcontroller
MD80C51BH	制造商:ROCHESTER 制造商全稱:ROCHESTER 功能描述:CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space
MD80C51FB	制造商:Rochester Electronics LLC 功能描述:
MD80C86	制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor
MD80C862	制造商:Intel 功能描述:PROCESSOR:MICRO-PROCESSOR

發(fā)布緊急采購，3分鐘左右您將得到回復。

(若只采購一條型號，填寫一行即可)

*型號	*數(shù)量	廠商	批號	封裝