參數(shù)資料
型號: MPC8569CVTANKGA
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: RISC PROCESSOR, PBGA783
封裝: 29 X 29 MM, 1 MM PITCH, PLASTIC, BGA-783
文件頁數(shù): 60/126頁
文件大?。?/td> 2847K
代理商: MPC8569CVTANKGA
Overall DC Electrical Characteristics
MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 0
Freescale Semiconductor
39
The following figure shows the undershoot and overshoot voltages at the interfaces of the MPC8569E.
Figure 7. Overshoot/Undershoot Voltage for BVDD/GVDD/LVDD/OVDD/XVDD
The core voltage must always be provided at nominal 1.0 or 1.1 V. See Table 3 for actual recommended core voltage. Voltage
to the processor interface I/Os is provided through separate sets of supply pins and must be provided at the voltages shown in
Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage. (B,M,L,O)VDD based receivers
are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR2 and DDR3 SDRAM interface
uses differential receivers referenced by the externally supplied Dn_MVREF signal (nominally set to GVDD/2) as is appropriate
for the SSTL_1.8 electrical signaling standard for DDR2 or 1.5-V electrical signaling for DDR3. The DDR DQS receivers
cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.
GND
GND – 0.3 V
GND – 0.7 V
Not to Exceed 10%
Nominal (B,G,L,O,X)VDD + 20%
(B,G,L,O,X)VDD
(B,G,L,O,X)VDD + 5%
of tCLOCK
1
1. Note that tCLOCK refers to the clock period associated with the respective interface:
VIH
VIL
Note:
For DDR, tCLOCK references Dn_MCK.
For eLBC, tCLOCK references LCLKn
For I2C and JTAG, tCLOCK references SYSCLK.
.For eLBC, tCLOCK references LCLKn
For SerDEs XVDD, tCLOCK references SD_REF_CLK.
相關(guān)PDF資料
PDF描述
MPC8569VTANKGB RISC PROCESSOR, PBGA783
MPC8569EVTAUNLB RISC PROCESSOR, PBGA783
MPC8569ECVTANKGB RISC PROCESSOR, PBGA783
MPC8569ECVTANKG RISC PROCESSOR, PBGA783
MPC8569VTAUNLA RISC PROCESSOR, PBGA783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8569CVTANKGB 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 8569 XT 800/600/400 r2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MPC8569CVTAQLJB 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 8569 XT 1067/667/533 r2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MPC8569ECVTANKGB 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 8569E XT 800/600/400 r2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MPC8569ECVTAQLJB 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 8569E XT1067/667/533 r2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MPC8569E-MDS-PB 功能描述:開發(fā)板和工具包 - 其他處理器 MPC8569 MDS PROCESSOR BD RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: