
PDF: 09005aef81c73825/Source: 09005aef81c73837
Micron Technology, Inc., reserves the right to change products or specifications without notice.
DVF18C64_128x72D_2.fm - Rev. A 8/05 EN
19
2003, 2004, 2005 Micron Technology, Inc. All rights reserved.
512MB, 1GB: (x72, DR) 184-Pin DDR VLP RDIMM
Electrical Specifications
Table 12:
IDD Specifications and Conditions – 1GB
DDR SDRAM Components Only
≤ T
A ≤ +70°C; VDD = VDDQ = +2.5V ±0.2V
Max
Parameter/Condition
Sym
-335
-262
-26A/
-265
Units
Notes
OPERATING CURRENT: One device bank; Active-Precharge; tRC =
tRC (MIN); tCK = tCK (MIN); DQ, DM and DQS inputs changing once
per clock cyle; Address and control inputs changing once every
two clock cycles
IDD0a
1,215
1,080
mA
OPERATING CURRENT: One device bank; Active -Read Precharge;
Burst = 4; tRC = tRC (MIN); tCK = tCK (MIN); IOUT = 0mA; Address
and control inputs changing once per clock cycle
IDD1a
1,485
1,350
mA
PRECHARGE POWER-DOWN STANDBY CURRENT: All device banks
idle; Power-down mode; tCK = tCK (MIN); CKE = (LOW)
IDD2Pb
90
mA
IDLE STANDBY CURRENT: CS# = HIGH; All device banks idle; tCK =
tCK MIN; CKE = HIGH; Address and other control inputs changing
once per clock cycle. VIN = VREF for DQ, DQS, and DM
IDD2Fb
810
720
mA
ACTIVE POWER-DOWN STANDBY CURRENT: One device bank
active; Power-down mode; tCK = tCK (MIN); CKE = LOW
IDD3Pb
630
540
mA
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device
bank; Active-Precharge; tRC = tRAS (MAX); tCK = tCK (MIN); DQ,
DM andDQS inputs changing twice per clock cycle; Address and
other control inputs changing once per clock cycle
IDD3Nb
900
810
mA
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One
bank active; Address and control inputs changing once per clock
cycle; tCK = tCK (MIN); IOUT = 0mA
IDD4Ra
1,530
1,350
mA
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One
device bank active; Address and control inputs changing once per
clock cycle; tCK = tCK (MIN); DQ, DM, and DQS inputs changing
twice per clock cycle
IDD4Wa
1,620
1,440
1,260
mA
AUTO REFRESH CURRENT
tREFC = tRFC (MIN)
IDD5b
5,220
5,040
mA
tREFC = 7.8125s
IDD5Ab
180
mA
SELF REFRESH CURRENT: CKE
≤ 0.2V
IDD6b
90
mA
OPERATING CURRENT: Four device bank interleaving READs (BL =
4) with auto precharge, tRC = tRC (MIN); tCK = tCK (MIN); Address
and control inputs change only during Active READ, or WRITE
commands
IDD7a
3,690
3,645
3,195
mA
Note:
a: Value calculated as one module rank in this operating condition, and all other module
ranks in IDD2p (CKE LOW) mode.
b: Value calculated reflects all module ranks in this operating condition.