- 您現(xiàn)在的位置：買賣IC網 > PDF目錄296641 > MT18VDVF6472DG-265XX 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 PDF資料下載
參數(shù)資料
| 型號： | MT18VDVF6472DG-265XX |
| 元件分類： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| 封裝： | DIMM-184 |
| 文件頁數(shù)： | 3/38頁 |
| 文件大小： | 713K |
| 代理商： | MT18VDVF6472DG-265XX |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
PDF: 09005aef81c73825/Source: 09005aef81c73837
Micron Technology, Inc., reserves the right to change products or specifications without notice.
DVF18C64_128x72D_2.fm - Rev. A 8/05 EN
11
2003, 2004, 2005 Micron Technology, Inc. All rights reserved.
512MB, 1GB: (x72, DR) 184-Pin DDR VLP RDIMM
Mode Register Definition
various SDRAM organizations and timing parameters. The remaining 128 bytes of stor-
age are available for use by the customer. System READ/WRITE operations between the
master (system logic) and the slave EEPROM device (DIMM) occur via a standard I2C
bus using the DIMM’s SCL (clock) and SDA (data) signals, together with SA (2:0), which
provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on
the module, permanently disabling hardware write protect.
Mode Register Definition
The mode register is used to define the specific mode of operation of DDR SDRAM
devices. This definition includes the selection of a burst length, a burst type, a CAS
latency and an operating mode, as shown in Figure 4, "Mode Register Definition Dia-
gram," on page 12. The mode register is programmed via the MODE REGISTER SET
command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is
programmed again or the device loses power (except for bit A8, which is self-clearing).
Reprogramming the mode register will not alter the contents of the memory, provided it
is performed correctly. The mode register must be loaded (reloaded) when all device
banks are idle and no bursts are in progress, and the controller must wait the specified
time before initiating the subsequent operation. Violating either of these requirements
will result in unspecified operation.
Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequen-
tial or interleaved), A4–A6 specify the CAS latency, and A7–A12 specify the operating
mode.
Burst Length
Read and write accesses to DDR SDRAM devices are burst oriented, with the burst
length being programmable, as shown in Figure 4, "Mode Register Definition Diagram,"
on page 12. The burst length determines the maximum number of column locations
that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8
locations are available for both the sequential and the interleaved burst types.
Reserved states should not be used, as unknown operation or incompatibility with
future versions may result.
When a READ or WRITE command is issued, a block of columns equal to the burst
length is effectively selected. All accesses for that burst take place within this block,
meaning that the burst will wrap within the block if a boundary is reached. The block is
uniquely selected by A1–Ai when the burst length is set to two, by A2–Ai when the burst
length is set to four and by A3–Ai when the burst length is set to eight (where Ai is the
"Burst Definition Table," on page 13, for Ai values). The remaining (least significant)
address bit(s) is (are) used to select the starting location within the block. The pro-
grammed burst length applies to both READ and WRITE bursts.
Burst Type
Accesses within a given burst may be programmed to be either sequential or interleaved;
this is referred to as the burst type and is selected via bit M3.
The ordering of accesses within a burst is determined by the burst length, the burst type
and the starting column address, as shown in Table 5, "Burst Definition Table," on
相關PDF資料 |
PDF描述 |
|---|---|
| MT2S3216D-20 | 32K X 16 MULTI DEVICE SRAM MODULE, 20 ns, DMA40 |
| MT46H256M32LFCM-5:A | 256M X 32 DDR DRAM, 5 ns, PBGA90 |
| MT46H256M32L2JV-75IT:A | 256M X 32 DDR DRAM, 6 ns, PBGA168 |
| MT46H256M32L4CM-54IT:A | 256M X 32 DDR DRAM, 5 ns, PBGA90 |
| MT46H256M32L4MC-54AT:A | 256M X 32 DDR DRAM, 5 ns, PBGA240 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT-19 | 功能描述:TERM BARRIER 19CIRC DUAL ROW RoHS:是 類別:連接器，互連式 >> 接線座 - 隔板塊 系列:M 標準包裝:10 系列:Beau™ 38780 端接塊類型:阻隔塊 電路數(shù):15 導線入口數(shù)目:30 間距:0.438"（11.12mm） 行數(shù):2 電流:15A 電壓:300V 線規(guī):14-22 AWG 頂部端子:螺釘 底部端子:焊片 阻擋層類型:雙壁（雙） 特點:法蘭 顏色:黑 包裝:散裝 安裝類型:通孔 工作溫度:- 材料 - 絕緣體:聚對苯二甲酸丁二酯（PBT），玻璃纖維增強型 材料可燃性額定值:UL94 V-0 其它名稱:038780-111538780-1115387801115 |
| MT190A | 制造商:Black Box Corporation 功能描述:SMART 64K CSU/DSU |
| MT190AD130 | 制造商:BLACK BOX 功能描述:64K CSU/DSU |
| MT190A-D48 | 制造商:Black Box Corporation 功能描述:Smart 64K CSU/DSUs, 24 48-VDC |
| MT190A-D48-W1 | 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR MT190A-D48 |
發(fā)布緊急采購，3分鐘左右您將得到回復。