九九九热在线精品免费全部,9l在线免费精品观看

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25633 > MT80C31-25R (TEMIC SEMICONDUCTORS) 8-BIT, 25 MHz, MICROCONTROLLER, PQFP44 PDF資料下載

型號(hào)：	MT80C31-25R
廠商：	TEMIC SEMICONDUCTORS
元件分類：	微控制器/微處理器
英文描述：	8-BIT, 25 MHz, MICROCONTROLLER, PQFP44
文件頁(yè)數(shù)：	1084/1447頁(yè)
文件大小：	3788K
代理商：	MT80C31-25R

6437E–ATARM–23-Apr-13

After a reset of the PWM controller, DIVA (DIVB) and PREA (PREB) in the PWM Mode register

are set to 0. This implies that after reset clkA (clkB) are turned off.

At reset, all clocks provided by the modulo n counter are turned off except clock “clk”. This situa-

tion is also true when the PWM master clock is turned off through the Power Management

PWM Channel

Block Diagram

Figure 34-3. Functional View of the Channel Block Diagram

Each of the 4 channels is composed of three blocks:

A clock selector which selects one of the clocks provided by the clock generator described in

An internal counter clocked by the output of the clock selector. This internal counter is

incremented or decremented according to the channel configuration and comparators events.

The size of the internal counter is 16 bits.

A comparator used to generate events according to the internal counter value. It also

computes the PWMx output waveform according to the configuration.

Waveform Properties

The different properties of output waveforms are:

the internal clock selection. The internal channel counter is clocked by one of the clocks

provided by the clock generator described in the previous section. This channel parameter is

defined in the CPRE field of the PWM_CMRx register. This field is reset at 0.

the waveform period. This channel parameter is defined in the CPRD field of the

PWM_CPRDx register.

- If the waveform is left aligned, then the output waveform period depends on the counter

source clock and can be calculated:

By using the Master Clock (MCK) divided by an X given prescaler value

(with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024), the resulting period formula

By using a Master Clock divided by one of both DIVA or DIVB divider, the formula becomes,

respectively:

output waveform

--------------------------------

相關(guān)PDF資料	PDF描述
MQ80C52TXXX-16/883	8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
MR80C52EXXX-20SCD	8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
MR80C32-16SHXXX	8-BIT, 16 MHz, MICROCONTROLLER, CQCC44
MD80C32EXXX-30/883	8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
MR80C32E-16SC	8-BIT, 16 MHz, MICROCONTROLLER, CQCC44

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
MT80C31BH	制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
MT80C51BH	制造商:ROCHESTER 制造商全稱:ROCHESTER 功能描述:CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space
MT80C51FB	制造商:Rochester Electronics LLC 功能描述:- Bulk
MT80C51FB/B	制造商:Intel 功能描述:
MT80GB	制造商:Datak Corporation 功能描述:

發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

(若只采購(gòu)一條型號(hào)，填寫一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝