可以看到女生所有部位的头像,男人女人毛免费

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25633 > MT80C31-25R (TEMIC SEMICONDUCTORS) 8-BIT, 25 MHz, MICROCONTROLLER, PQFP44 PDF資料下載

型號(hào)：	MT80C31-25R
廠商：	TEMIC SEMICONDUCTORS
元件分類：	微控制器/微處理器
英文描述：	8-BIT, 25 MHz, MICROCONTROLLER, PQFP44
文件頁數(shù)：	854/1447頁
文件大小：	3788K
代理商：	MT80C31-25R

6437E–ATARM–23-Apr-13

Peripheral Chip Select Decoding

The user can program the SPI to operate with up to 15 peripherals by decoding the four Chip

Select lines, NPCS0 to NPCS3 with 1 of up to 16 decoder/demultiplexer. This can be enabled by

writing the PCSDEC bit at 1 in the Mode Register (SPI_MR).

When operating without decoding, the SPI makes sure that in any case only one chip select line

is activated, i.e., one NPCS line driven low at a time. If two bits are defined low in a PCS field,

only the lowest numbered chip select is driven low.

When operating with decoding, the SPI directly outputs the value defined by the PCS field on

NPCS lines of either the Mode Register or the Transmit Data Register (depending on PS).

As the SPI sets a default value of 0xF on the chip select lines (i.e. all chip select lines at 1) when

not processing any transfer, only 15 peripherals can be decoded.

The SPI has only four Chip Select Registers, not 15. As a result, when decoding is activated,

each chip select defines the characteristics of up to four peripherals. As an example, SPI_CRS0

defines the characteristics of the externally decoded peripherals 0 to 3, corresponding to the

PCS values 0x0 to 0x3. Thus, the user has to make sure to connect compatible peripherals on

the decoded chip select lines 0 to 3, 4 to 7, 8 to 11 and 12 to 14. Figure 30-11 below shows such

an implementation.

If the CSAAT bit is used, with or without the PDC, the Mode Fault detection for NPCS0 line must

be disabled. This is not needed for all other chip select lines since Mode Fault Detection is only

If the CSAAT bit is used, with or without the DMAC, the Mode Fault detection for NPCS0 line

must be disabled. This is not needed for all other chip select lines since Mode Fault Detection is

only on NPCS0.

Figure 30-11. Chip Select Decoding Application Block Diagram: Single Master/Multiple Slave Implementation

1-of-n Decoder/Demultiplexer

SPCK MISO MOSI

SPCK MISO MOSI

相關(guān)PDF資料	PDF描述
MQ80C52TXXX-16/883	8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
MR80C52EXXX-20SCD	8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
MR80C32-16SHXXX	8-BIT, 16 MHz, MICROCONTROLLER, CQCC44
MD80C32EXXX-30/883	8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
MR80C32E-16SC	8-BIT, 16 MHz, MICROCONTROLLER, CQCC44

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
MT80C31BH	制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
MT80C51BH	制造商:ROCHESTER 制造商全稱:ROCHESTER 功能描述:CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space
MT80C51FB	制造商:Rochester Electronics LLC 功能描述:- Bulk
MT80C51FB/B	制造商:Intel 功能描述:
MT80GB	制造商:Datak Corporation 功能描述:

發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

(若只采購一條型號(hào)，填寫一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝