久久精品国产亚洲AV麻豆长发,日韩精品东京热无码视频,亚洲乱码精品不卡

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25633 > MT80C31-25R (TEMIC SEMICONDUCTORS) 8-BIT, 25 MHz, MICROCONTROLLER, PQFP44 PDF資料下載

型號：	MT80C31-25R
廠商：	TEMIC SEMICONDUCTORS
元件分類：	微控制器/微處理器
英文描述：	8-BIT, 25 MHz, MICROCONTROLLER, PQFP44
文件頁數(shù)：	81/1447頁
文件大?。?/td>	3788K
代理商：	MT80C31-25R

6437E–ATARM–23-Apr-13

The DMA Controller can be used in association with the AES to perform an encryption/decryp-

tion of a buffer without any action by the software during processing.

The SMOD field of the AES_MR must be set either to 0x1 or 0x2 depending on how the DMA is

The start address of any transfer descriptor must be set to AES_IDATAR0 register.

The DMA chunk size can be set either to single data or to 4 data per request.

If the entire AES message to be processed requires only a single DMA transfer descriptor, or

if the message is transferred using several DMA transfer descriptors which sizes are greater

than 128 bits (4 words), the DMA must be configured with non incremental addresses. Then,

the SMOD field of the AES_MR register must be set to 0x2.

If the AES message is described using DMA transfer descriptors having a transfer size equal

to 128 bits (4 words), the DMA must be configured to perform non incremental addresses.

Then, the SMOD field of the AES_MR register must be set to 0x1.

When DMA is used, the type of data transfer (byte, half-word or word) depends on the operation

Last Output Data Mode

This mode is used to generate cryptographic checksums on data (MAC) by means of cipher

block chaining encryption algorithm (CBC-MAC algorithm for example).

After each end of encryption/decryption, the output data is available either on the output data

registers for Manual and Auto mode or at the address specified in the receive buffer pointer for

DMA mode (See Table 44-3).

The Last Output Data bit (LOD) in the AES Mode Register (AES_MR) allows retrieval of only the

last data of several encryption/decryption processes.

Therefore, there is no need to define a read buffer in DMA mode.

This data is only available on the Output Data Registers (AES_ODATARx).

Table 44-3.

Data Transfer Type for the Different Operation Modes

Operation Mode

Data Transfer Type

相關(guān)PDF資料	PDF描述
MQ80C52TXXX-16/883	8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
MR80C52EXXX-20SCD	8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
MR80C32-16SHXXX	8-BIT, 16 MHz, MICROCONTROLLER, CQCC44
MD80C32EXXX-30/883	8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
MR80C32E-16SC	8-BIT, 16 MHz, MICROCONTROLLER, CQCC44

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
MT80C31BH	制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
MT80C51BH	制造商:ROCHESTER 制造商全稱:ROCHESTER 功能描述:CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space
MT80C51FB	制造商:Rochester Electronics LLC 功能描述:- Bulk
MT80C51FB/B	制造商:Intel 功能描述:
MT80GB	制造商:Datak Corporation 功能描述:

發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

(若只采購一條型號，填寫一行即可)

*型號	*數(shù)量	廠商	批號	封裝