- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90220 (Mitel Networks Corporation) Octal IMA/UNI PHY Device(八端口 IMA/UNI 物理層設(shè)備（八端口ATM IMA和UNI處理器）) PDF資料下載
參數(shù)資料
| 型號： | MT90220 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Octal IMA/UNI PHY Device(八端口 IMA/UNI 物理層設(shè)備（八端口ATM IMA和UNI處理器）) |
| 中文描述： | 八路IMA的/單向物理層設(shè)備（八端口IMA的/單向物理層設(shè)備（八端口自動柜員機IMA的和單向處理器）） |
| 文件頁數(shù)： | 2/118頁 |
| 文件大?。?/td> | 310K |
| 代理商： | MT90220 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁
MT90220
2
Applications
Cost effective single chip solution to implement
IMA and UNI links over T1 or E1 in all public or
private UNI, NNI and B-ICI applications
ATM Edge switch IMA and UNI Line Card
Design
Can be used for cost reduction in current
applications based on FPGA implementation
Description
The MT90220 device is targeted to systems
implementing the ATM FORUM UNI specifications for
T1/E1 rates or Inverse Multiplexing for ATM (IMA). In
the MT90220 architecture, up to 8 physical and
independent T1/E1 streams can be terminated
through the utilization of off-the-shelf, traditional T1/
E1 framers and LIUs. This allows ATM designers to
leverage
previous
T1/E1
hardware and software implementation, and to select
the best T1/E1 framer for the required application.
design
experience,
The MT90220 device provides ATM system
designers
with
a
flexible
implementing ATM access over existing and
deployed trunk interfaces, allowing a migration
towards ATM service technology. In addition to
allowing for the design of ATM UNI specifications for
T1/E1 rates, the MT90220 device is compliant with
the ATM FORUM IMA specifications for controlling
IMA groups of up to 8 trunks in a single chip. The
MT90220 can be configured to operate in different
modes to facilitate the implementation of the IMA
function at both CPE and Central Office sites. For
systems targeting ATM over T1/E1 with IMA and UNI
operating simultaneously, the MT90220 device
provides the ideal architecture and capabilities.
architecture
when
The device provides up to 4 internal IMA circuits and
allows for bandwidth scaleability through the use of
the UTOPIA MPHY, Level 2 specification at 25Mhz.
The implementation of the IMA as per AF-PHY-
0086.001 Inverse Multiplexing for ATM (IMA)
Specification Version 1.1 is divided into hardware
and software functions. Hardware functions are
implemented in the MT90220 device and software
functions are implemented by the user. Additional
hardware functions are included to assist in the
collection of statistical information to support MIB
implementation.
Hardware functions that are implemented in the
MT90220 device are:
Utopia Level 2 PHY Interface
Incoming HEC verification and correction
(optional),
Generation of a new HEC byte
Format outgoing bytes into multi-vendor PCM
formats
Retrieve ATM Cells from the incoming multi-
vendor PCM format
Perform cell delineation
Provide various counters to assist in
performance monitoring
Hardware functions that are implemented by the IMA
processor in the MT90220 device are:
Transmit scheduler (one per IMA group)
Generation of the TX IMA Data Cell Rate
Generation and insertion of ICP cells, Filler
Cells and Stuff Cells in IMA mode and Idle Cells
in UNI (non-IMA) mode; the ICP cells are
programmed by the user and the Filler and Idle
cells are pre-defined
Retrieve and process ICP cells in IMA Mode
Perform IMA Frame synchronization
Management of RX links to be part of the
internal re-sequencer when active
Extraction of RX IMA Data Cell Rate
Verification of delays between links
Perform re-sequencing of ATM cells using
external asynchronous Static RAM
Can accommodate more than 400 msec of link
differential delay depending on the amount of
external memory
Provide structured Interrupt scheme to report
various events.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90221 | Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設(shè)備（四端口ATM IMA和UNI處理器）) |
| MT90401 | SONET/SDH System Synchronizer(SONET/SDH 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9040 | T1/E1 Synchronizer(T1/E1 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9041A | () |
| MT9041B | T1/E1 System Synchronizer(T1/E1系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90220AL | 制造商:Zarlink Semiconductor Inc 功能描述:I.C. |
| MT90220ALX01 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90221 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90221AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。