- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90220 (Mitel Networks Corporation) Octal IMA/UNI PHY Device(八端口 IMA/UNI 物理層設(shè)備（八端口ATM IMA和UNI處理器）) PDF資料下載
參數(shù)資料
| 型號： | MT90220 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Octal IMA/UNI PHY Device(八端口 IMA/UNI 物理層設(shè)備（八端口ATM IMA和UNI處理器）) |
| 中文描述： | 八路IMA的/單向物理層設(shè)備（八端口IMA的/單向物理層設(shè)備（八端口自動柜員機(jī)IMA的和單向處理器）） |
| 文件頁數(shù)： | 21/118頁 |
| 文件大小： | 310K |
| 代理商： | MT90220 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁
MT90220
13
Cells and Filler cells sent on all the links that
are part of the corresponding TX IMA group
Byte 7 - the
TX Link ID
register is used to set
the Link Logical ID and the cell type is
determined by the internal controller on a per
link basis
Byte 8 - the frame sequence number is
controlled by an internal counter
Byte 9 - the
TX ICP Cell Offset
register is used
to set the value. This value is inserted on a per
link basis
Byte 10 - the link Stuff indication is inserted
automatically and the advance indication option
is programmed by the
TX IMA Control
register
on a per link basis
Byte 11 - the SCCI is controlled by internal
circuitry. The SCCI is incremented by one for
each transfer of the TX ICP cell from the buffer
area to the TX Cell RAM.
Byte 13 - the value of M is programmed through
the
TX Group Control Mode
register
Byte 14 - the
TX Group Control Mode
register
is used to set the Transmit Timing Information
and define the reference link
Bytes 52 and 53 - the calculated CRC-10 Error
Control bits are inserted automatically
Software controls all remaining bytes of the ICP
cells. It also maintains and updates all bytes that are
not directly controlled by the MT90220. A dedicated
address is reserved for each ICP cell byte for each of
the four IMA Groups. This permits direct access to
any of the bytes stored in each of the four
ICP Cell
registers. Refer to Table 2, ICP Cell Description, for
details on the ICP cell byte contents.
To avoid updating or corruption problems, the
internal copy of the ICP Cell cannot be directly
accessed. ICP cells are prepared in a buffer area
(RAM inside the MT90220) and transfer commands
are issued to copy the content of the ICP cell into the
internal Cell RAM area and to start using this new
ICP cell. The MT90220 uses a flag (status bit) to
indicate that this transfer is underway. Changes
should not be made to the content of the ICP cell in
the buffer area until the transfer to the internal
memory is complete. The status bit is cleared during
the transfer and returns to ’1’ on completion of the
transfer. IMA Groups are controlled independently.
When access to the ICP cell of one group is
prohibited, the other ICP cell buffer areas can still be
updated. The
TX ICP Cell Handler
and
TX ICP
Interrupt Enable
registers are used to initiate a
transfer and enable an optional interrupt to indicate
when the process is complete.
Table 2 - ICP Cell Description
Byte
Description
Control Source
1-5
ICP Cell Header
Content of Header is under S/W control. The HEC is calculated by H/W.
6
OAM label
S/W control
7
Cell ID, Link ID
The Link ID is programmed through other registers and inserted by H/W
8
IMA Frame Sequence
Hardware Control
9
ICP Cell Offset
H/W Control. (Programmed by S/W through other registers)
10
Link Stuff Indication
H/W Control
11
Status Change Indic.
H/W Control
12
IMA ID
S/W Control
13
Group Status and Control
S/W Control except for value of M
14
Sync. Info.
H/W Control (Programmed by S/W through other registers)
15
Test Control
S/W Control
16
TX Test Pattern
S/W Control
17
RX Test Pattern
S/W Control
18-49
Link Status and Control
S/W Control
50
Unused
S/W Control
51
End-to-End Channel
S/W Control
52-53
CRC Error Control
H/W Calculation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90221 | Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設(shè)備（四端口ATM IMA和UNI處理器）) |
| MT90401 | SONET/SDH System Synchronizer(SONET/SDH 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9040 | T1/E1 Synchronizer(T1/E1 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9041A | () |
| MT9041B | T1/E1 System Synchronizer(T1/E1系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90220AL | 制造商:Zarlink Semiconductor Inc 功能描述:I.C. |
| MT90220ALX01 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90221 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90221AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。