- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90220 (Mitel Networks Corporation) Octal IMA/UNI PHY Device(八端口 IMA/UNI 物理層設備（八端口ATM IMA和UNI處理器）) PDF資料下載
參數(shù)資料
| 型號： | MT90220 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Octal IMA/UNI PHY Device(八端口 IMA/UNI 物理層設備（八端口ATM IMA和UNI處理器）) |
| 中文描述： | 八路IMA的/單向物理層設備（八端口IMA的/單向物理層設備（八端口自動柜員機IMA的和單向處理器）） |
| 文件頁數(shù)： | 31/118頁 |
| 文件大?。?/td> | 310K |
| 代理商： | MT90220 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁
MT90220
23
4.0 Description of the PCM Interface
To provide support for the IMA Asymmetrical mode,
the Transmit PCM blocks are independent from the
Receive PCM blocks. The TX port of a framer can be
connected to any of the MT90220 TX UTOPIA Input
ports and the RX port of a framer can be connected
to any of the MT90220 RX UTOPIA Output ports.
4.1
Serial to Parallel (S/P) and Parallel to Serial
(P/S) Converters
Each T1/E1 link has a S/P and P/S unit assigned.
The P/S unit takes a byte from the cell RAM and
converts it to a serial bit stream. The S/P unit takes a
byte from the DSTi input and converts it to parallel
format for use by the Cell Delineation block.
The system interface supports both the ST-BUS
(2.048 Mbps bus) and generic PCM Interface. Note
that the ST-BUS is compatible with the so-called
MVIP mode that is supported by some T1 or E1
framer manufacturers.
The MT90220 generates and receives the PCM
channels only (24 or 23 with T1, 30 with E1). The
control/status channels of the framers and the
signaling channels are
MT90220.
not supported by the
P/S and S/P units can be set-up differently on a per
port and per direction basis (i.e. the transmit and
receive function of the same port can use different
configurations).
The
following
supported:
programming links as T1 or E1
features
are
using ST-BUS and Generic PCM modes
enabling/disabling the P/S and S/P units (if they
are disabled the associated outputs are Tri-
stated)
mapping T1 links, on a per port and per
direction basis, to use either the first 24
channels or 3 of every 4 channels (when ST-
BUS or 2.048 clock modes are selected)
programming T1 links to ignore timeslot 24 and
reserve it for signaling (since only 23 timeslots
are used to carry the ATM cells, this option
should be applied to all links of the same IMA
Group)
independently programming the polarity of
RXCK, TXCK, RXSYNC and TXSYNC signals
(Generic PCM mode only)
generating/accepting TXSYNC and TXCLK
signals to support most T1 and E1 framers
(depending on the programmed mode)
monitoring RXSYNC signal period and
reporting the unexpected occurrence of a
synchronization signal (see 4.3.1 Verification of
the RXSYNC Period, for more details)
monitoring TXSYNC signal period (when
defined as input) and reporting the unexpected
occurrence of a synchronization signal (see
4.3.2 Verification of the TXSYNC Period, for
more details)
generating a TXSYNC pulse on every PCM
frame when defined as output
assigning any TX or RX link to any IMA Group
When the TXCK and TXSYNC signals are outputs,
the source for the TXCLK is software selectable from
any of the eight RXCK inputs or any of the four
external REFCKs. The TXSYNC signal is generated
Figure 8 - Example of UNI Mode Operation
(Using Four of Eight Possible UTOPIA-Output Ports)
RXCK
RXSYNC
DSTi
S/P
RXCK
RXSYNC
DSTi
RXCK
RXSYNC
DSTi
RXCK
RXSYNC
DSTi
UTOPIA
Interface
Cell
System Clock
S/P
S/P
S/P
Delineation
Idle Cell
Removal
Cell
Delineation
Idle Cell
Removal
Cell
Delineation
Idle Cell
Removal
Cell
Delineation
Idle Cell
Removal
相關PDF資料 |
PDF描述 |
|---|---|
| MT90221 | Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設備（四端口ATM IMA和UNI處理器）) |
| MT90401 | SONET/SDH System Synchronizer(SONET/SDH 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9040 | T1/E1 Synchronizer(T1/E1 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9041A | () |
| MT9041B | T1/E1 System Synchronizer(T1/E1系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT90220AL | 制造商:Zarlink Semiconductor Inc 功能描述:I.C. |
| MT90220ALX01 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90221 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90221AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
發(fā)布緊急采購，3分鐘左右您將得到回復。