參數(shù)資料
型號(hào): P60ARM-IG
廠商: Zarlink Semiconductor Inc.
英文描述: Low power, general purpose 32-bit RISC microprocessor
中文描述: 低功耗,通用32位RISC微處理器
文件頁數(shù): 96/120頁
文件大?。?/td> 1275K
代理商: P60ARM-IG
P60ARM-B
92
When the HIGHZ instruction is loaded into the instruction register, all outputs are placed in an inactive
drive state.
In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-DR state, test data is
shifted into the bypass register via
TDI
and out via
TDO
bit shifted out will be a zero. The bypass register is not affected in the UPDATE-DR state.
after a delay of one
TCK
cycle. Note that the first
8.5.5 CLAMPZ (1001)
The CLAMPZ instruction connects a 1 bit shift register (the BYPASS register) between
TDI
and
TDO
.
When the CLAMPZ instruction is loaded into the instruction register, all outputs are placed in an inactive
drive state, but the data supplied to the disabled output drivers is derived from the boundary-scan cells.
The purpose of this instruction is to ensure, during production testing, that each output driver can be
disabled when its data input is either a 0 or a 1.
A guarding pattern (specified for this device at the end of this section) should be pre-loaded into the
boundary-scan register using the SAMPLE/PRELOAD instruction prior to selecting the CLAMPZ
instruction.
In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-DR state, test data is
shifted into the bypass register via
TDI
and out via
TDO
bit shifted out will be a zero. The bypass register is not affected in the UPDATE-DR state.
after a delay of one
TCK
cycle. Note that the first
8.5.6 INTEST (1100)
The BS (boundary-scan) register is placed in test mode by the INTEST instruction.
The INTEST instruction connects the BS register between
TDI
and
TDO
.
When the instruction register is loaded with the INTEST instruction, all the boundary-scan cells are placed
in their test mode of operation.
In the CAPTURE-DR state, the complement of the data supplied to the core logic from input boundary-scan
cells is captured, while the true value of the data that is output from the core logic to output boundary- scan
cells is captured. Note that CAPTURE-DR captures the complemented value of the input cells for testability
reasons.
In the SHIFT-DR state, the previously captured test data is shifted out of the BS register via the
whilst new test data is shifted in via the
TDI
pin to the BS register parallel input latch. In the UPDATE-DR
state, the new test data is transferred into the BS register parallel output latch. Note that this data is applied
immediately to the system logic and system pins. The first INTEST vector should be clocked into the
boundary-scan register, using the SAMPLE/PRELOAD instruction, prior to selecting INTEST to ensure
that known data is applied to the system logic.
TDO
pin,
Single-step operation is possible using the INTEST instruction.
相關(guān)PDF資料
PDF描述
P60ARM-B Low power, general purpose 32-bit RISC microprocessor
P60A 60W DC-DC Converter P60A-Series
P60A12D05P 60W DC-DC Converter P60A-Series
P60A12D12P 60W DC-DC Converter P60A-Series
P60A12D15P 60W DC-DC Converter P60A-Series
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-60AS/A18 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 類別:電池產(chǎn)品 >> 電池,充電式(蓄電池) 系列:- MSDS 材料安全數(shù)據(jù)表:Nickel Metal Hydride Battery MSDS 標(biāo)準(zhǔn)包裝:1,000 系列:TWICELL 電池化學(xué):鎳金屬氫化物 電池大小:AAA 電壓 - 額定:1.2V 容量:930mAh 尺寸/尺寸:- 端接類型:焊片 放電速率:186mA 標(biāo)準(zhǔn)充電電流:100mA 標(biāo)準(zhǔn)充電時(shí)間:16小時(shí) 重量:0.029 磅(13.15g) 裝運(yùn)信息:- 其它名稱:SY153T
P60AS302 制造商:APEM 功能描述:
P60AS632-8C 制造商:NYLOK 功能描述:
P60AS701 功能描述:旋鈕開關(guān) 10POS BCD 0.15A 24V RoHS:否 制造商:C&K Components 位置數(shù)量:5 卡片組數(shù)量: 每卡片組極數(shù):2 電流額定值:250 mA 電壓額定值:125 V 指數(shù)角: 觸點(diǎn)類型: 觸點(diǎn)形式:DPST 端接類型:Solder 安裝類型:Panel 觸點(diǎn)電鍍:Silver
P60AS701TR 功能描述:旋鈕開關(guān) 10POS 0.15A 24VDC RoHS:否 制造商:C&K Components 位置數(shù)量:5 卡片組數(shù)量: 每卡片組極數(shù):2 電流額定值:250 mA 電壓額定值:125 V 指數(shù)角: 觸點(diǎn)類型: 觸點(diǎn)形式:DPST 端接類型:Solder 安裝類型:Panel 觸點(diǎn)電鍍:Silver