參數(shù)資料
型號: P610ARM-KW
廠商: Zarlink Semiconductor Inc.
英文描述: General purpose 32-bit microprocessor
中文描述: 通用32位微處理器
文件頁數(shù): 140/173頁
文件大小: 897K
代理商: P610ARM-KW
Boundary-Scan Test Interface
ARM610 Data Sheet
11-6
In the SHIFT-DR state, the previously captured test data is shifted out of the BS
register via the
TDO
pin, while new test data is shifted in via the
register parallel input latch. In the UPDATE-DR state, the new test data is transferred
into the BS register parallel output latch. This data is applied immediately to the system
logic and system pins. The first INTEST vector should be clocked into the boundary-
scan register, using the SAMPLE/PRELOAD instruction, prior to selecting INTEST to
ensure that known data is applied to the system logic.
TDI
pin to the BS
Single-step operation is possible using the INTEST instruction.
11.6.7 IDCODE (1110)
The IDCODE instruction connects the device identification register (or ID register)
between
TDI
and
TDO
. The ID register is a 32-bit register that allows the manufacturer,
part number and version of a component to be determined through the TAP.
When the instruction register is loaded with the IDCODE instruction, all the boundary-
scan cells are placed in their normal (system) mode of operation.
In the CAPTURE-DR state, the device identification code (specified at the end of this
section) is captured by the ID register. In the SHIFT-DR state, the previously captured
device identification code is shifted out of the ID register via the
shifted in via the
TDI
pin into the ID register. In the UPDATE-DR state, the ID register
is unaffected.
TDO
pin, while data is
11.6.8 BYPASS (1111)
The BYPASS instruction connects a 1–bit shift register (the BYPASS register) between
TDI
and
TDO
.
When the BYPASS instruction is loaded into the instruction register, all the boundary-
scan cells are placed in their normal (system) mode of operation. This instruction has
no effect on the system pins.
In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-
DR state, test data is shifted into the bypass register via
delay of one
TCK
cycle. The first bit shifted out will be a zero. The bypass register is
not affected in the UPDATE-DR state.
TDI
and out via
TDO
after a
相關PDF資料
PDF描述
P6121-AU120 Incremental Encoders
P6111-AP120 Incremental Encoders
P6111-AP192 Incremental Encoders
P6111-AQ120 Incremental Encoders
P6111-AQ192 Incremental Encoders
相關代理商/技術參數(shù)
參數(shù)描述
P6-10R 制造商:Panduit Corp 功能描述:PANDUIT
P6-10R-E 功能描述:端子 NON-INSL.RING #6 #10 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點電鍍:Tin over Nickel 觸點材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp
P610R-E 制造商:Panduit Corp 功能描述:
P6-10RHT6-E 制造商:Panduit Corp 功能描述:Ring Terminal 6AWG 30.73mm 11.94mm Nickel 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATUR 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATURE, NON-INS - Bag
P6-10RHT6-T 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATUR 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATURE, NON-INS - Bag