- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367700 > P610ARM-KW (Zarlink Semiconductor Inc.) General purpose 32-bit microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | P610ARM-KW |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | General purpose 32-bit microprocessor |
| 中文描述： | 通用32位微處理器 |
| 文件頁(yè)數(shù)： | 15/173頁(yè) |
| 文件大?。?/td> | 897K |
| 代理商： | P610ARM-KW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
Signal Description
ARM610 Data Sheet
2-3
MSE
IT
Memory request/sequential enable. When this input is LOW, the
and
SEQ
outputs are put into a high impedance state (Note 1).
nMREQ
nBW
OCZ
Not byte / word. An output signal used by the processor to indicate to the
external memory system when a data transfer of a byte length is required.
nBW
is HIGH for word transfers and LOW for byte transfers, and is valid for
both read and write operations. The signal changes while
nBW
is latched by
ALE
.
MCLK
is HIGH.
nFIQ
IT
Not fast interrupt request. If FIQs are enabled, the processor will respond
to a LOW level on this input by taking the FIQ interrupt exception. This is an
asynchronous, level-sensitive input, and must be held LOW until a suitable
response is received from the processor.
nIRQ
IT
Not interrupt request. As
asynchronously to interrupt the processor when the IRQ enable is active.
nFIQ
, but with lower priority. May be taken LOW
nMREQ
OCZ
Not memory request. A pipelined signal that changes while
to indicate whether or not in the following cycle, the processor will be
accessing external memory. When
accessing external memory.
MCLK
is LOW
nMREQ
is LOW, the processor will be
nRESET
IT
Not reset. This is a level sensitive input which is used to start the processor
from a known address. A LOW level will cause the current instruction to
terminate abnormally, and the on-chip cache, MMU, and write buffer to be
disabled. When
nRESET
is driven HIGH, the processor will re-start from
address 0.
nRESET
must remain LOW for at least two full
five full
MCLK
cycles whichever is greater. While
processor will perform idle cycles with incrementing addresses and
must be HIGH.
FCLK
is LOW the
cycles or
nRESET
nWAIT
nRW
OCZ
Not read/write. When HIGH this signal indicates a processor write
operation; when LOW, a read. The signal changes while
nRW
is latched by
ALE
.
MCLK
is HIGH.
nTRST
IT
Test interface reset. Note this pin does NOT have an internal pullup
resistor. This pin must be pulsed or driven LOW to achieve normal device
operation, in addition to the normal device reset (
nRESET
).
nWAIT
IT
Not wait. When LOW this allows extra
memory accesses. It must change during the LOW phase of the
cycle to be extended.
MCLK
cycles to be inserted in
MCLK
SEQ
OCZ
Sequential address. This signal is the inverse of
for compatibility with existing ARM memory systems.
nMREQ
, and is provided
SnA
IT
This pin should be hard wired HIGH.
TEST
IN[16:0]
IT
Test bus input. This bus is used for off-board testing of the device. When
the device is fitted to a circuit all these pins must be tied LOW.
Name
Type
Description
Table 2-1: Signal descriptions (Continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P6121-AU120 | Incremental Encoders |
| P6111-AP120 | Incremental Encoders |
| P6111-AP192 | Incremental Encoders |
| P6111-AQ120 | Incremental Encoders |
| P6111-AQ192 | Incremental Encoders |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P6-10R | 制造商:Panduit Corp 功能描述:PANDUIT |
| P6-10R-E | 功能描述:端子 NON-INSL.RING #6 #10 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp |
| P610R-E | 制造商:Panduit Corp 功能描述: |
| P6-10RHT6-E | 制造商:Panduit Corp 功能描述:Ring Terminal 6AWG 30.73mm 11.94mm Nickel 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATUR 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATURE, NON-INS - Bag |
| P6-10RHT6-T | 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATUR 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATURE, NON-INS - Bag |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。