參數(shù)資料
型號： P610ARM-KW
廠商： Zarlink Semiconductor Inc.
英文描述： General purpose 32-bit microprocessor
中文描述： 通用32位微處理器
文件頁數(shù)： 22/173頁
文件大小： 897K
代理商： P610ARM-KW
Programmer’s Model
ARM610 Data Sheet
3-6
3.5
Exceptions
Exceptions arise whenever there is a need for the normal flow of program execution to
be broken, so that (for example) the processor can be diverted to handle an interrupt
from a peripheral. The processor state just prior to handling the exception must be
preserved so that the original program can be resumed when the exception routine
has completed. Many exceptions may arise at the same time.
ARM610 handles exceptions by making use of the banked registers to save state. The
old PC and CPSR contents are copied into the appropriate R14 and SPSR and the PC
and mode bits in the CPSR bits are forced to a value which depends on the exception.
Interrupt disable flags are set where required to prevent otherwise unmanageable
nestings of exceptions. In the case of a re-entrant interrupt handler, R14 and the SPSR
should be saved onto a stack in main memory before re-enabling the interrupt; when
transferring the SPSR register to and from a stack, it is important to transfer the whole
32-bit value, and not just the flag or control fields. When multiple exceptions arise
simultaneously, a fixed priority determines the order in which they are handled. The
priorities are listed later in this chapter.
3.5.1 FIQ
The FIQ (Fast Interrupt reQuest) exception is externally generated by taking the
input LOW. This input can accept asynchronous transitions, and is delayed by one
clock cycle for synchronisation before it can affect the processor execution flow. It is
designed to support a data transfer or channel process, and has sufficient private
registers to remove the need for register saving in such applications (thus minimising
the overhead of context switching). The FIQ exception may be disabled by setting the
F flag in the CPSR (but note that this is not possible from User mode). If the F flag is
clear, ARM610 checks for a LOW level on the output of the FIQ synchroniser at the
end of each instruction.
nFIQ
When a FIQ is detected, ARM610 performs the following:
1
Saves the address of the next instruction to be executed plus 4 in R14_fiq;
saves CPSR in SPSR_fiq
2
Forces M[4:0]=10001 (FIQ mode) and sets the F and I bits in the CPSR
3
Forces the PC to fetch the next instruction from address 0x1C
To return normally from FIQ, use SUBS PC, R14_fiq,#4 which will restore both the PC
(from R14) and the CPSR (from SPSR_fiq) and resume execution of the interrupted
code.
3.5.2 IRQ
The IRQ (Interrupt ReQuest) exception is a normal interrupt caused by a LOW level
on the
nIRQ
input. It has a lower priority than FIQ, and is masked out when a FIQ
sequence is entered. Its effect may be masked out at any time by setting the I bit in the
CPSR (but note that this is not possible from User mode). If the I flag is clear, ARM610
checks for a LOW level on the output of the IRQ synchroniser at the end of each
instruction.
相關(guān)PDF資料
PDF描述
P6121-AU120 Incremental Encoders
P6111-AP120 Incremental Encoders
P6111-AP192 Incremental Encoders
P6111-AQ120 Incremental Encoders
P6111-AQ192 Incremental Encoders
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P6-10R 制造商:Panduit Corp 功能描述:PANDUIT
P6-10R-E 功能描述:端子 NON-INSL.RING #6 #10 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點電鍍:Tin over Nickel 觸點材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp
P610R-E 制造商:Panduit Corp 功能描述:
P6-10RHT6-E 制造商:Panduit Corp 功能描述:Ring Terminal 6AWG 30.73mm 11.94mm Nickel 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATUR 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATURE, NON-INS - Bag
P6-10RHT6-T 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATUR 制造商:Panduit Corp 功能描述:RING TERMINAL, HIGH TEMPERATURE, NON-INS - Bag
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*