- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367854 > PDI1394L11 (NXP Semiconductors N.V.) 1394 AV Link Layer Controller(AV（音頻/視頻）鏈接層控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | PDI1394L11 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 1394 AV Link Layer Controller(AV（音頻/視頻）鏈接層控制器) |
| 中文描述： | 1394影音鏈路層控制器（視聽（音頻/視頻）鏈接層控制器） |
| 文件頁數(shù)： | 31/46頁 |
| 文件大?。?/td> | 294K |
| 代理商： | PDI1394L11 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Philips Semiconductors
Product specification
PDI1394L11
1394 AV link layer controller
1997 Oct 21
31
13.1.7
This register is the top level interrupt status register. If the external interrupt line is set, this register will indicate which major portion of the AV
Link generated the interrupt. There is no interrupt acknowledge required at this level. These bits auto clear when the interrupts in the
appropriate section of the device are cleared or disabled. Control of the AV transceiver is also provided by this register.
Global Interrupt Status and TX Control (GLOBCSR) – Base Address: 0x018
Bits 0 to 3 are used to identify which internal modules are currently generating an interrupt. After identifying the module, the appropriate register
in that module must be read to determine the exact cause of the interrupt.
NOTES
1. There can be more than one interrupt source active at the same time.
2. The HIF INT_N signal (pin 28) remains active as long as there is at least one more enabled active interrupt status bit.
29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
SV00278
T
A
I
I
L
31 30
E
E
E
E
Reset Value 0x00010000
Bit 16:
R/W
Transmit Mode: Control bit, a ‘1’ enables the AV transmitter. A ‘0’ enables the AV receiver. The register defaults to
‘1’ on reset. Also this bit directly controls the direction of the bi-directional pins of the AV interface.
Enables generation of external interrupt by asynchronous transmitter and receiver module (ASYTX/RX, bit 3) when
set (1). Disables such interrupts when clear (0) (regardless of ASYINTE contents).
Enables generation of external interrupt by the isochronous transmitter module (ITXINT, bit 2) when set (1).
Disables such interrupts when clear (0) (regardless of ITXINTE contents).
Enables generation of external interrupt by the isochronous receiver module (IRXINT, bit 1) when set (1). Disables
such interrupts when clear (0) (regardless of IRXINTE contents).
Enables generation of external interrupt by general link/phy module (LKPHYINT, bit 0) when set (1). Disables
such interrupts when clear (0) (regardless of LNKPHYINTE contents).
Asynchronous Transmitter/ Receiver Interrupt: Interrupt source is in the Asynchronous Transmitter/ Receiver
Interrupt Acknowledge/Source register.
AV Transmitter Interrupt: Interrupt source is in the AV Transmitter Interrupt Acknowledge/Source register.
AV Receiver Interrupt: Interrupt source is in the AV Receiver Interrupt Acknowledge/Source register.
Link-Phy Interrupt: Interrupt source is in the Link Phy Interrupt Acknowledge register.
Bit 11:
R/W
Bit 10:
R/W
Bit 9:
R/W
Bit 8:
R/W
Bit 3:
R
Bit 2:
Bit 1:
Bit 0:
R
R
R
13.2
AV (Isochronous) Transmitter and Receiver Registers
13.2.1
Isochronous
Transmit Packing Control and Status (ITXPKCTL) – Base Address: 0x020
This register allows the user to set up the appropriate AV packets from data entered into the AV interface. The packing and control parameters
(TRDEL, MAXBL, DBS, FN, QPC, and SPH) should never be changed while the transmitter is operating. The only exception to this is the
MAXBL parameter when in MPEG-2 packing mode.
29 28 272625 24 23 22 212019 18 1716 15 1413 12 11 10 9 8 7 6 5 4 3 2 1 0
E
E
R
SV00279
PM
TRDEL
MAXBL
3130
Reset Value 0x00000001
Bit 27..16:
R/W
TRDEL: Transport delay. Value added to cycle timer to produce time stamps. Lower 4 bits add to upper
4 bits of cycle_offset, (Cycle Timer Register, CYCTM). Remainder adds to cycle_count field.
MAXBL: The (maximum) number of data blocks to be put in a payload.
EN_ITX: Enable receipt of new application packets and generation of isochronous bus packets in every cycle. This
bit also enables the Link Layer to arbitrate for the transmitter in each subsequent bus cycle. When this bit is disabled
(0), the current packet will be transmitted and then the transmitter will shut down.
Bit 15..8:
Bit 4:
R/W
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDI1394L21 | Full Duplex AV Link Layer Ccontroller(全雙工AV鏈接層控制器) |
| PDI1394L41 | Content Protection AV Link Layer(內(nèi)容可保護(hù)的AV鏈接層控制器) |
| PDI1394P21 | 3-port Physical Layer Interface(三端口物理層接口) |
| PDI1394P22 | 3-port Physical Layer Interface(三端口物理層接口) |
| PDI1394P24 | 2-port 400 Mbps physical layer interface(2端口 400 Mbps物理層接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDI1394L11BA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 AV link layer controller |
| PDI1394L11BA-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IEEE 1394 (Firewire) Bus Interface/Controller |
| PDI1394L21 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 full duplex AV link layer controller |
| PDI1394L21BE | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 full duplex AV link layer controller |
| PDI1394L21BP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 full duplex AV link layer controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。