參數(shù)資料
型號: PHD55N04LT
英文描述: Triple 1.8V to 6V High-Side MOSFET Drivers; Package: PDIP; No of Pins: 8; Temperature Range: 0°C to +70°C
中文描述: 晶體管| MOSFET的| N溝道| 35V的五(巴西)直| 55A條(?。﹟對252AA
文件頁數(shù): 2/11頁
文件大小: 117K
代理商: PHD55N04LT
Philips Semiconductors
Product specification
N-channel TrenchMOS
transistor
Logic level FET
PHP55N04LT, PHB55N04LT
PHD55N04LT
THERMAL RESISTANCES
SYMBOL PARAMETER
R
th j-mb
Thermal resistance junction
to mounting base
R
th j-a
Thermal resistance junction
to ambient
CONDITIONS
MIN.
-
TYP. MAX. UNIT
-
1.45
K/W
SOT78 package, in free air
SOT404 and SOT428 packages, pcb
mounted, minimum footprint
-
-
60
50
-
-
K/W
K/W
AVALANCHE LIMITING VALUE
SYMBOL PARAMETER
W
DSS
Drain-source non-repetitive
unclamped inductive turn-off
energy
CONDITIONS
I
D
= 25 A; V
DD
15 V;
V
GS
= 5 V; R
GS
= 50
; T
mb
= 25 C
MIN.
-
MAX.
60
UNIT
mJ
ELECTRICAL CHARACTERISTICS
T
j
= 25C unless otherwise specified
SYMBOL PARAMETER
V
(BR)DSS
Drain-source breakdown
voltage
V
GS(TO)
Gate threshold voltage
CONDITIONS
V
GS
= 0 V; I
D
= 0.25 mA;
MIN.
35
32
1
0.5
-
-
-
-
-
10
-
-
-
-
-
-
-
-
-
-
-
-
TYP. MAX. UNIT
-
-
-
-
1.5
2
-
-
-
2.3
11
14
14
16
15
18
-
34
28
-
10
100
0.05
10
-
500
20
-
8
-
9
-
7
15
56
80
57
80
38
50
3.5
-
4.5
-
V
V
V
V
V
T
j
= -55C
V
DS
= V
GS
; I
D
= 1 mA
T
j
= 175C
T
j
= -55C
R
DS(ON)
Drain-source on-state
resistance
V
GS
= 10 V; I
D
= 25 A
V
GS
= 10 V; I
= 25 A (SOT428 package)
V
GS
= 5 V; I
D
= 25 A
V
GS
= 5 V; I
D
= 25 A; T
j
= 175C
V
DS
= 25 V; I
D
= 25 A
m
m
m
m
S
nA
μ
A
μ
A
nC
nC
nC
ns
ns
ns
ns
nH
nH
g
fs
I
GSS
I
DSS
Forward transconductance
Gate source leakage current V
GS
=
±
5 V; V
DS
= 0 V
Zero gate voltage drain
current
Total gate charge
Gate-source charge
Gate-drain (Miller) charge
Turn-on delay time
Turn-on rise time
Turn-off delay time
Turn-off fall time
Internal drain inductance
Internal drain inductance
V
DS
= 25 V; V
GS
= 0 V;
T
j
= 175C
Q
g(tot)
Q
gs
Q
gd
t
d on
t
r
t
d off
t
f
L
d
L
d
I
D
= 55 A; V
DD
= 15 V; V
GS
= 5 V
V
DD
= 15 V; I
D
= 25 A;
V
= 10 V; R
G
= 5
Resistive load
Measured tab to centre of die
Measured from drain lead to centre of die
(SOT78 package only)
Measured from source lead to source
bond pad
V
GS
= 0 V; V
DS
= 20 V; f = 1 MHz
L
s
Internal source inductance
-
7.5
-
nH
C
iss
C
oss
C
rss
Input capacitance
Output capacitance
Feedback capacitance
-
-
-
1230
354
254
-
-
-
pF
pF
pF
January 2001
2
Rev 1.000
相關PDF資料
PDF描述
PHP55N04LT TRANSISTOR | MOSFET | N-CHANNEL | 35V V(BR)DSS | 55A I(D) | TO-220AB
PHB55N04LT RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS
PHB55N03 TrenchMOS transistor Standard level FET
PHB55N03T TrenchMOS transistor Standard level FET
PHD6N10E PowerMOS transistor
相關代理商/技術參數(shù)
參數(shù)描述
PHD5N20E 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PowerMOS transistor
PHD63NQ03LT 制造商:NXP Semiconductors 功能描述:MOSFET N 30V D-PAK
PHD63NQ03LT,118 功能描述:MOSFET TAPE13 PWR-MOS RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS(導通):0.014 Ohms 配置:Single 最大工作溫度: 安裝風格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
PHD63NQ03LT 制造商:NXP Semiconductors 功能描述:MOSFET N 30V D-PAK
PHD63NQ03LT/T3 功能描述:兩極晶體管 - BJT TAPE13 PWR-MOS RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2