![](http://datasheet.mmic.net.cn/300000/RIVA128ZX_datasheet_16205326/RIVA128ZX_2.png)
RIVA128ZX
128-BIT 3D MULTIMEDIA ACCELERATOR
TABLE OF CONTENTS
2/85
1
2
RIVA128ZX 300PBGA DEVICE PINOUT.......................................................................................
PIN DESCRIPTIONS ......................................................................................................................
2.1
ACCELERATED GRAPHICS PORT (AGP) INTERFACE.....................................................
2.2
PCI 2.1 LOCAL BUS INTERFACE ........................................................................................
2.3
FRAMEBUFFER INTERFACE ..............................................................................................
2.4
VIDEO PORT.........................................................................................................................
2.5
DEVICE ENABLE SIGNALS..................................................................................................
2.6
DISPLAY INTERFACE..........................................................................................................
2.7
VIDEO DAC AND PLL ANALOG SIGNALS ..........................................................................
2.8
POWER SUPPLY ..................................................................................................................
2.9
TEST......................................................................................................................................
OVERVIEW OF THE RIVA128ZX ..................................................................................................
3.1
BALANCED PC SYSTEM......................................................................................................
3.2
HOST INTERFACE ...............................................................................................................
3.3
2D ACCELERATION .............................................................................................................
3.4
3D ENGINE ...........................................................................................................................
3.5
VIDEO PROCESSOR............................................................................................................
3.6
VIDEO PORT.........................................................................................................................
3.7
DIRECT RGB OUTPUT TO LOW COST PAL/NTSC ENCODER .........................................
3.8
SUPPORT FOR STANDARDS..............................................................................................
3.9
RESOLUTIONS SUPPORTED..............................................................................................
3.10 CUSTOMER EVALUATION KIT............................................................................................
3.11 TURNKEY MANUFACTURING PACKAGE...........................................................................
ACCELERATED GRAPHICS PORT (AGP) INTERFACE .............................................................
4.1
RIVA128ZX AGP INTERFACE..............................................................................................
4.2
AGP BUS TRANSACTIONS..................................................................................................
PCI 2.1 LOCAL BUS INTERFACE.................................................................................................
5.1
RIVA128ZX PCI INTERFACE ...............................................................................................
5.2
PCI TIMING SPECIFICATION...............................................................................................
FRAMEBUFFER INTERFACE.......................................................................................................
6.1
SDRAM INTERFACE ............................................................................................................
6.2
SGRAM INTERFACE ............................................................................................................
6.3
SDRAM/SGRAM ACCESSES AND COMMANDS................................................................
6.4
LAYOUT OF FRAMEBUFFER CLOCK SIGNALS ................................................................
6.5
FRAMEBUFFER INTERFACE TIMING SPECIFICATION ....................................................
VIDEO PLAYBACK ARCHITECTURE...........................................................................................
7.1
VIDEO SCALER PIPELINE ...................................................................................................
VIDEO PORT..................................................................................................................................
8.1
VIDEO INTERFACE PORT FEATURES...............................................................................
8.2
BI-DIRECTIONAL MEDIA PORT POLLING COMMANDS USING MPC ..............................
8.3
TIMING DIAGRAMS..............................................................................................................
8.4
656 MASTER MODE.............................................................................................................
8.5
VBI HANDLING IN THE VIDEO PORT .................................................................................
8.6
SCALING IN THE VIDEO PORT...........................................................................................
BOOT ROM INTERFACE...............................................................................................................
4
5
5
5
7
7
8
8
8
8
9
3
10
10
10
11
11
11
12
12
12
12
13
13
14
15
15
23
23
24
30
31
32
35
37
37
42
43
45
45
46
47
51
52
52
53
4
5
6
7
8
9