- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373274 > RIVA128 (意法半導(dǎo)體) RIVA 128⑩ 128-BIT 3D MULTIMEDIA ACCELERATOR PDF資料下載
參數(shù)資料
| 型號(hào)： | RIVA128 |
| 廠(chǎng)商： | 意法半導(dǎo)體 |
| 英文描述： | RIVA 128⑩ 128-BIT 3D MULTIMEDIA ACCELERATOR |
| 中文描述： | 麗娃128⑩128位3D多媒體加速器 |
| 文件頁(yè)數(shù)： | 71/85頁(yè) |
| 文件大?。?/td> | 609K |
| 代理商： | RIVA128 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)當(dāng)前第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)
128-BIT 3D MULTIMEDIA ACCELERATOR
RIVA128ZX
71/85
Command Register (0x05 - 0x04)
Bits
Function
R W I
15:9
Reserved
R - 0
8
SERR_ENABLE is an enable bit for the
SERR#
driver.
0=Disables the
SERR#
driver
1=Enables the
SERR#
driver
R W 0
7:6
Reserved
R - 0
5
PALETTE_SNOOP indicates that VGAcompatible devices should snoop their
palette registers.
0=Palette accesses treated like all other accesses
1=Enables special palette snooping behavior
R W 0
4
WRITE_AND_INVAL is an enable bit for using the Memory Write and Invali-
date command.
1=The RIVA128ZX as bus master may generate the command
0=The Memory Write command must be used instead of Memory Write and
Invalidate
R W 0
3
Reserved
R - 0
2
BUS_MASTER indicates that the device can act as a master on the PCI bus.
0=Disables the RIVA128ZX from generating PCI accesses
1=Allows the RIVA128ZX to behave as a bus master
R W 0
1
MEMORY_SPACE indicates that the RIVA128ZX will respond to memory
space accesses.
0=Device response disabled
1=Enables response to Memory space accesses. The device will decode and
respond to the 16MByte ranges as well as the default VGA memory range
when it is enabled. The VGA decode range may change based upon the
value in the VGA graphics Miscellaneous Register GR06, bits[3:2] and other
enable bits, see RIVA128ZX Programming Reference Manual [2].
R W 0
0
IO_SPACE indicates that the device will respond to I/O space accesses. This
bit enables I/O space accesses for the VGA function as defined in the PCI
specification. Theseinclude 0x3B0 - 0x3BB, 0x3C0 - 0x3DF and their aliases.
R W 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RIX-0142-H | FILTER IEC EINGANG ULTRA KOMPAKT 1A |
| RIX-0342-H | FILTER IEC EINGANG ULTRA KOMPAKT 3A |
| RIX-0642-H | FILTER IEC EINGANG ULTRA KOMPAKT 6A |
| RJ45SRB-BLACK | TUELLE FUER RJ45 STECKER SW Inhalt pro Packung: 8 Stk. |
| RJ45SRB-BLUE | TUELLE FUER RJ45 STECKER BLAU Inhalt pro Packung: 8 Stk. |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RIVA128ZX | 制造商:STMicroelectronics 功能描述:128-BIT 3D MULTIMEDIA ACCELERATOR, PBGA300 |
| RIVCF256H | 制造商:STEC Inc 功能描述:256MB COMPACT FLASH - Bulk |
| RIVET DPG FLOAT MTG | 制造商:ITT Interconnect Solutions 功能描述:Rack & Panel |
| RIVET(SSR389) | 制造商: 功能描述: 制造商:undefined 功能描述: |
| RIVET-DPD-PIN-INSERT-SPCR | 制造商:ITT Interconnect Solutions 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。