參數(shù)資料
型號: RIVA128ZX
廠商: 意法半導體
英文描述: 128-BIT 3D MULTIMEDIA ACCELERATOR
中文描述: 128位3D多媒體加速器
文件頁數(shù): 75/85頁
文件大?。?/td> 609K
代理商: RIVA128ZX
128-BIT 3D MULTIMEDIA ACCELERATOR
RIVA128ZX
75/85
Byte offsets 0x17 - 0x14
Base Memory Address Register (0x17 - 0x14)
Byte offsets 0x2B - 0x18
Base Address Registers (0x2B - 0x18)
0x17
0x16
0x15
0x14
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
B
B
P
A
S
Bits
Function
R W I
31:24
The BASE_ADDRESS bits contain the most significant bits of the base
address of the device. This indicates that the RIVA128ZX requires a 16MByte
block of contiguous memory beginning on a 16MByte boundary. This memory
range contains linear frame buffer access and may be set as part of a Pen-
tiumPro
’s write combining (wc) range.
R W 0
23:4
The BASE_RESERVED bits form the leastsignificant bits of the base address
and are hardwired to 0.
R - 0
3
The PREFETCHABLE bit indicates that there are no side effects on reads,
that the device returns all bytes on reads regardless of the byte enables, and
that host bridges can merge processor writes into this range without causing
errors.
R - 1
2:1
The ADDRESS_TYPE bits contain the type (width) of the Base Address.
0=32-bit
R - 0
0
The SPACE_TYPE bit indicates whether the register maps intoMemory or I/O
space.
0=Memory space
R - 0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
0x00000000
Bits
Function
R W I
31:0
These bits are hardwired (read-only) to 0.
R - 0
相關PDF資料
PDF描述
RIVA128 RIVA 128⑩ 128-BIT 3D MULTIMEDIA ACCELERATOR
RIX-0142-H FILTER IEC EINGANG ULTRA KOMPAKT 1A
RIX-0342-H FILTER IEC EINGANG ULTRA KOMPAKT 3A
RIX-0642-H FILTER IEC EINGANG ULTRA KOMPAKT 6A
RJ45SRB-BLACK TUELLE FUER RJ45 STECKER SW Inhalt pro Packung: 8 Stk.
相關代理商/技術參數(shù)
參數(shù)描述
RIVCF256H 制造商:STEC Inc 功能描述:256MB COMPACT FLASH - Bulk
RIVET DPG FLOAT MTG 制造商:ITT Interconnect Solutions 功能描述:Rack & Panel
RIVET(SSR389) 制造商: 功能描述: 制造商:undefined 功能描述:
RIVET-DPD-PIN-INSERT-SPCR 制造商:ITT Interconnect Solutions 功能描述: