- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376342 > SDA9255 (SIEMENS AG) SRC-Scan Rate Converter SDA9255 PDF資料下載
參數(shù)資料
| 型號： | SDA9255 |
| 廠商： | SIEMENS AG |
| 英文描述： | SRC-Scan Rate Converter SDA9255 |
| 中文描述： | 鋼骨混凝土掃描頻率轉(zhuǎn)換器SDA9255 |
| 文件頁數(shù)： | 17/45頁 |
| 文件大?。?/td> | 225K |
| 代理商： | SDA9255 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
SDA 9255
Semiconductor Group
15
1998-02-01
VOUT, HREF) signals are high active. In the example the register value is 10 and the
mode is '0' (100/120 Hz/interlaced).
FAOPL = NALOP
*
2 + 3 = 10
*
2 + 3 = 23
So line 23 is the first active output line.
For proper operation the number of not active lines at output side plus the number of
active lines have to be smaller than the total number of lines. The following formula
should be true.
NALOP
*
2 + AL
*
2 + 3
≤
(No. of lines per frame) DIV 2 (e.g. 312)
where
AL:
NALOP:
Register value
Register value
2.4.2
To change the horizontal position of the picture on the screen the NAPOP register value
can be utilized. The not active pixels for output register ( NAPOP ) is used to adjust the
number of not active output pixels of a line. The register value is multiplied by '4' and
has an initial value of 9 ... 12 (HSODLY = 0), depending on the MCNAPIP setting
(subaddress 0B
H
and 0C
H
,
see description of
I
2
C Bus
).
FAOPP = NAPOP
*
4 + 9 ... 12 – HSODLY = 0
FAOPP = NAPOP
*
4 + (- 163) ... (- 160) ; HSODLY = 1
is equal to : FAOPP = NAPOP
*
4 + 9 ... 12 – 172
*
HSODLY
where
FAOPP:
The first active output pixel after rising edge of HOUT
NAPOP:
Register value
HSODLY:
Register value
The time from the rising edge of the HOUT signal to the first active output pixel can be
calculated in the following way:
t
NAPOP
= ( NAPOP
*
4 + 9 ... 12 )
*
t
LL2CLK
; HSODLY = 0
t
NAPOP
= (NAPOP
*
4 + (- 163) ... (-160))
*
t
LL2CLK
; HSODLY = 1
where
t
NAPOP
: Time from rising edge of HOUT to first active output pixel
t
LL2CLK
: System clock period (e.g. 1/27 MHz)
figure 12 (
see chapter 5.6, Example for Not Active Output Pixels
) shows the effect of
the register NAPOP.
Number of Not Active Pixels of Output Field
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SDA9380 | EDDC MEGAVISION IC set to support single chip back end solutions for SDTV up to HDTV CRTs |
| SDB20S30 | Silicon Carbide Schottky Diode |
| SDP20S30 | Silicon Carbide Schottky Diode |
| SDM150 | Silicon Power Rectifier |
| SDM15002 | Silicon Power Rectifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9257 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Clock Sync Generator |
| SDA9270 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA9280 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA9280B22 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA9288 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:畫ˉ中畫/畫外畫處理集成電 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。