參數(shù)資料
型號: SI5315-EVB
廠商: Silicon Laboratories Inc
文件頁數(shù): 22/54頁
文件大?。?/td> 0K
描述: BOARD EVAL SI5315 8KHZ-644.53MHZ
應用說明: SI5315/17 Crystal Selection AppNote
標準包裝: 1
主要目的: 計時,時鐘乘法器
嵌入式:
已用 IC / 零件: SI5315
主要屬性: 2 輸入,2 輸出
次要屬性: CML,CMOS,LVDS,LVPECL
已供物品: 板,CD,文檔
Si5315
Rev. 1.0
29
5.2. PLL Self-Calibration
An internal self-calibration (ICAL) is performed before operation to optimize loop parameters and jitter
performance. While the self-calibration is being performed, the DSPLL is being internally controlled by the self-
calibration state machine. The LOL alarm will be active during ICAL. The self-calibration time tLOCKHW is given in
Any of the following events will trigger a self-calibration:
Power-on-reset (POR)
Release of the external reset pin RST (transition of RST from 0 to 1)
Change in FRQSEL, FRQTBL, BWSEL, or XTAL/CLOCK pins
Internal DSPLL registers out-of-range, indicating the need to relock the DSPLL
In any of the above cases, an internal self-calibration will be initiated if a valid input clock exists (no input alarm)
and is selected as the active clock at that time. The external crystal or reference clock must also be present for the
self-calibration to begin. If valid clocks are not present, the self-calibration state machine will wait until they appear,
at which time the calibration will start. An output clock will be active while waiting for a valid input clock. The output
clock frequency is based on the VCO range determine by FRQSEL and FRQTBL settings. This output clock will
vary by ±20%. If no output clock is desired prior to an ICAL, then the SFOUT pins should be kept at LM for
1.2 seconds until the output clock is stable.
After a successful self-calibration has been performed with a valid input clock, no subsequent self calibrations are
performed unless one of the above conditions are met. If the input clock is lost following self-calibration, the device
enters holdover mode. When the input clock returns, the device relocks to the input clock without performing a self-
calibration.
5.2.1. Input Clock Stability during Internal Self-Calibration
An exit from reset must occur when the selected CKINn clock is stable in frequency with a frequency value that is
within the device operating range. The other CKINs must also either be stable in frequency or squelched during a
reset.
5.2.2. Self-Calibration caused by Changes in Input Frequency
If the selected CKINn varies by 500 ppm or more in frequency since the last calibration, the device may initiate a
self-calibration.
5.2.3. Device Reset
Upon powerup, the device internally executes a power-on-reset (POR) which resets the internal device logic. The
pin RST can also be used to initiate a reset. The device stays in this state until a valid CKINn is present, when it
then performs a PLL Self-Calibration (See 5.2. "PLL Self-Calibration”).
5.2.4. Recommended Reset Guidelines
Follow the recommended RESET guidelines in Table 10 when reset should be applied to a device.
Table 10. Si5315 Pins and Reset
Pin #
Si5315 Pin Name
Must Reset after Changing
2FRQTBL
Yes
11
XTAL/CLOCK
Yes
22
BWSEL0
Yes
23
BWSEL1
Yes
24
FRQSEL0
Yes
25
FRQSEL1
Yes
26
FRQSEL2
Yes
27
FRQSEL3
Yes
相關(guān)PDF資料
PDF描述
CB5016-000 HEAT SHRINK TUBING
ESC08DRTN-S93 CONN EDGECARD 16POS DIP .100 SLD
ESC13DRYH-S13 CONN EDGECARD 26POS .100 EXTEND
ESC05DRES-S734 CONN EDGECARD 10POS .100 EYELET
VE-24L-EX CONVERTER MOD DC/DC 28V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5315-H 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Colorless transparency lens type
SI5315-H(B) 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-H_1 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-HB 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5316 制造商:SILABS 制造商全稱:SILABS 功能描述:PRELIMINARY DATA SHEET PRECISION CLOCK JITTER ATTENUATOR