參數(shù)資料
型號(hào)： SI5315-EVB
廠商： Silicon Laboratories Inc
文件頁(yè)數(shù)： 24/54頁(yè)
文件大小： 0K
描述： BOARD EVAL SI5315 8KHZ-644.53MHZ
應(yīng)用說(shuō)明： SI5315/17 Crystal Selection AppNote
標(biāo)準(zhǔn)包裝： 1
主要目的： 計(jì)時(shí)，時(shí)鐘乘法器
嵌入式： 否
已用 IC / 零件： SI5315
主要屬性： 2 輸入，2 輸出
次要屬性： CML，CMOS，LVDS，LVPECL
已供物品： 板，CD，文檔
Si5315
30
Rev. 1.0
5.2.5. Hitless Switching with Phase Build-Out
Silicon Laboratories switching technology performs "phase build-out" to minimize the propagation of phase
transients to the clock outputs during input clock switching. All switching between input clocks occurs within the
input multiplexor and phase detector circuitry. The phase detector circuitry continually monitors the phase
difference between each input clock and the DSPLL output clock, fOSC. The phase detector circuitry can lock to a
clock signal at a specified phase offset relative to fOSC so that the phase offset is maintained by the PLL circuitry.
At the time a clock switch occurs, the phase detector circuitry knows both the input-to-output phase relationship for
the original input clock and for the new input clock. The phase detector circuitry locks to the new input clock at the
new clock's phase offset so that the phase of the output clock is not disturbed. The phase difference between the
two input clocks is absorbed in the phase detector's offset value, rather than being propagated to the clock output.
The switching technology virtually eliminates the output clock phase transients traditionally associated with clock
rearrangement (input clock switching). The Maximum Time Interval Error (MTIE) and maximum slope for clock
output phase transients during clock switching are given in (Table 3, “AC Characteristics”). These values fall
significantly below the limits specified in the ITU-T G.8262, Telcordia GR-1244-CORE, and GR-253-CORE
requirements.
5.3. Input Clock Control
This section describes the clock selection capabilities (manual input selection, automatic input selection, hitless
switching, and revertive switching). When switching between two clocks, LOL may temporarily go high if the two
clocks differ in frequency by more than 100 ppm.
5.3.1. Manual Clock Selection
Manual control of input clock selection is chosen via the CS_CA pin according to Table 11 and Table 12.
5.3.2. Automatic Clock Selection
The AUTOSEL input pin sets the input clock selection mode as shown in Table 11. Automatic switching is either
revertive or non-revertive. Setting AUTOSEL to M or H, changes the CS_CA pin to an output pin that indicates the
state of the automatic clock selection.
Table 11. Automatic/Manual Clock Selection
AUTOSEL
Clock Selection Mode
L
Manual
M
Automatic non-revertive
H
Automatic revertive
Table 12. Manual Input Clock Selection, AUTOSEL = L
CS_CA
Si5315
AUTOSEL = L
0CKIN1
1CKIN2
Table 13. Clock Active Indicators, AUTOSEL = M or H
CS_CA
Active Clock
0CKIN1
1CKIN2
相關(guān)PDF資料
PDF描述
CB5016-000 HEAT SHRINK TUBING
ESC08DRTN-S93 CONN EDGECARD 16POS DIP .100 SLD
ESC13DRYH-S13 CONN EDGECARD 26POS .100 EXTEND
ESC05DRES-S734 CONN EDGECARD 10POS .100 EYELET
VE-24L-EX CONVERTER MOD DC/DC 28V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5315-H 制造商:KODENSHI 制造商全稱(chēng):KODENSHI KOREA CORP. 功能描述:Colorless transparency lens type
SI5315-H(B) 制造商:AUK 制造商全稱(chēng):AUK corp 功能描述:IRED
SI5315-H_1 制造商:AUK 制造商全稱(chēng):AUK corp 功能描述:IRED
SI5315-HB 制造商:AUK 制造商全稱(chēng):AUK corp 功能描述:IRED
SI5316 制造商:SILABS 制造商全稱(chēng):SILABS 功能描述:PRELIMINARY DATA SHEET PRECISION CLOCK JITTER ATTENUATOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*