INDEX
MOTOROLA
DSP586853/854/855/857/858 User’s Manual
Index - 1
Preliminary
Symbols
(A0-A20) EMI Address Bus
5-4(BCR) Bus Control Register EMI
5-10(CAP) Timer Channel Capture Register
13-18(CGMCR) CGM Control Register
6-10(CGMDB) CGM Divide-By Register
6-13(CGMTOD) CGM Time of Day Register
6-14(CMP1) Timer Channel Compare Register 1
13-17(CMP2) Timer Channel Compare Register 2
13-17(CNTR) Timer Channel Counter Register
13-19(CSBAR) Chip Select Base Address Register
5-6(CTL) Timer Control Registers
13-11(CVR) Command Vector Register Host Side HI8
16-22(DMACNT) Transfer Count
9-9(DMACQS) Circular Queue Size
9-9(DMADAL) Destination Address Low
9-8(DMASAL) Source Address Low
9-7(DMATC) Transfer Control
9-10(FIM0, FIM1) Fast Interrupt Match Registers
8-26(FIVAH1) Fast Interrupt 1 Vector Address High
(FIVAL0, FIVAH0, FIVAL1, FIVAH1) Fast Interrupt
(FIVAL1) Fast Interrupt 1 Vector Address Low
(HCR) DSP Side Control Register HI8
16-9(HOLD) Timer Channel Hold Register
13-19(HRX) DSP Side Receive Data Register HI8
16-14(HSR) DSP Side Status Register HI8
16-12(HTX) DSP Side Transmit Data Register HI8
16-14(ICR) Host Side Interface Control Register HI8
16-18(ICTL) Interrupt Control Register
8-31(IPR1) Interrupt Priority Register 1
8-10(IPR2) Interrupt Priority Register 2
8-11(IPR3) Interrupt Priority Register 3
8-13(IPR4) Interrupt Priority Register 4
8-15(IPR5) Interrupt Priority Register 5
8-18(IPR6) Interrupt Priority Register 6
8-20(IPR7) Interrupt Priority Register 7
8-23(IRQ0, IRQ1, IRQ3, IRQ4) Pending Registers IRQ
8-29(ISR) Interface Status Register Host Side HI8
16-23(IVR) Interrupt Vector Register Host Side HI8
16-26(LOAD) Timer Channel Load Register
13-18(MISO) Master In/Slave Out
11-5(MOSI) Master Out/Slave In
11-5(MPA_DDR) Port A Direction Register GPIO
15-12(MPA_DR) Port A Data Register GPIO
15-17(MPA_PER) Port A Peripheral Enable Register
15-8(MPA_PUE) Port A Pull-Up Enable Register
(MPB_DDR) Port B Direction Register
15-13(MPB_DR) Port B Data Register GPIO
15-17(MPB_PER) Port B Peripheral Enable Register
(MPB_PUE) Port B Pull-Up Enable Register
(MPC_DDR) Port C Direction Register GPIO
15-13(MPC_DR) Port C Data Register GPIO
15-18(MPC_PER) Port C Peripheral Enable Register
(MPC_PUE) Port C Pull-Up Enable Register
(MPD_DDR) Port D Direction Register GPIO
15-14(MPD_DR) Port D Data Register GPIO
15-18(MPD_PER) Port D Peripheral Enable Register
(MPD_PUE) Port D Pull-Up Enable Register
(MPE_DDR) Port E Direction Register GPIO
15-14(MPE_DR) Port E Data Register GPIO
15-19(MPE_PER) Port E Peripheral Enable Register
(MPE_PUE) Port E Pull-Up Enable Register
(MPF_DDR) Port F Direction Register GPIO
15-15(MPF_DR) Port F Data Register GPIO
15-19(MPF_PER) Port F Peripheral Enables Register
(MPF_PUE) Port F Pull-Up Enable Register
(MPG_DDR) Port G Direction Register GPIO
15-16(MPG_DR) Port G Data Register GPIO
15-20(MPG_PER) Port G Peripheral Enables Register
(MPG_PUE) Port G Pull-Up Enable Register
(MPH_DDR) Port H Direction Register GPIO
15-16(MPH_DR) Port H Data Register GPIO
15-20(MPH_PER) Port H Peripheral Enables Register
(MPH_PUE) Port H Pull-Up Enable Register
(RLS) Receive Last Slot ESSI
12-64(RSMA, RSMB) Receive Slot Mask Registers
12-58(RX) Receive Data ESSI
12-63(RXFIFO) Receive FIFO Register
12-29(RXH, RXL) Receive Byte Registers Host Side
(RXSR) Receive Shift Register
12-29(SC0SC3 Chip Select EMI
5-4