- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98293 > TS8308500VGL (E2V TECHNOLOGIES PLC) 1-CH 8-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CBGA68 PDF資料下載
參數(shù)資料
| 型號(hào)： | TS8308500VGL |
| 廠商： | E2V TECHNOLOGIES PLC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CBGA68 |
| 封裝： | 11 X 11 MM, 1.27MM PITCH, CERAMIC, BGA-68 |
| 文件頁數(shù)： | 25/50頁 |
| 文件大?。?/td> | 491K |
| 代理商： | TS8308500VGL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
31
TS8308500
2193A–BDC–04/03
Out of Range Bit
An Out of Range (OR, ORB) bit that goes to logical high state when the input exceeds the pos-
itive full scale or falls below the negative full scale is available.
When the analog input exceeds the positive full-scale, the digital output datas remain at a high
logical state, with (OR, ORB) at logical one.
When the analog input falls below the negative full-scale, the digital outputs remain at a logical
low state, with (OR, ORB) at logical one again.
Gray or Binary
Output Data
Format Select
The TS8308500 internal regeneration latches indecisions (for inputs very close to a latch
threshold) that can produce errors in the logic encoding circuitry and lead to large amplitude
output errors.
This is due to the fact that the latches are regenerating the internal analog residues into logical
states with a finite voltage gain value (Av) within a given positive amount of time (t):
Av = exp(
(t)/τ), where τ is the positive feedback regeneration time constant.
The TS8308500 has been designed to reduce the probability of occurrence of such errors to
approximately 10-13 (targeted for the TS8308500 at 500 Msps).
A standard technique for reducing the amplitude of such errors down to ±1 LSB consists in
outputing the digital data in Gray code format. Though the TS8308500 has been designed to
feature a bit error rate of 10-13 with a binary output format, it is possible for the user to select
between the Binary or Gray output data format, in order to reduce the amplitude of such errors
when they occur, by storing Gray output codes.
Digital Data format selection:
BINARY output format if GORB is floating or V
CC.
GRAY output format if GORB is connected to ground (0V).
Diode Pin K1
A single pin is used for both the DRRB input command and die junction monitoring. The pin
denomination is DRRB/DIOD. Temperature monitoring and Data Ready control by DRRB is
not possible simultaneously.
(See “Principle of Data Ready Signal Control by DRRB Input Command” on page 23 for Data
Ready Reset input command).
The operating die junction temperature must be kept below 145
°C, therefore an adequate
cooling system has to be set up. The diode mounted transistor measured Vbe value versus
junction temperature is given below.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS8308500CG | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72 |
| TS8308500CG | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72 |
| TS83102G0BMGS | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83102G0BMGS | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83102G0BVGL | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS8308C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| TS8308J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| TS8308P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| TS831 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
| TS831_01 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。