參數(shù)資料
型號(hào)： TVP5031
廠商： Texas Instruments, Inc.
英文描述： NTSC/PAL VIDEO DECODER
中文描述： NTSC / PAL視頻解碼器
文件頁(yè)數(shù)： 33/85頁(yè)
文件大小： 378K
代理商： TVP5031
2–17
Table 2–3 summarizes the terminal functions of the I
2
C-mode host interface.
Table 2–3. I
2
C Host Port Terminal Description
SIGNAL
TYPE
DESCRIPTION
VC3 (I2CA)
I
Slave address selection
VC0 (SCL)
I/O (open drain)
Input/output clock line
VC1 (SDA)
I/O (open drain)
Input/output data line
9
ACK
8
DATA
9
ACK
1-7
DATA
VC1(SDA)
P
Stop
I2C Data Transfer
8
DATA
9
ACK
1-7
DATA
8
RW
1-7
ADDRESS
S
Start Condition
VC0(SCL)
VC1(SDA)
VC0(SCL)
Figure 2–26. I
2
C Data Transfer Example
Data transfer rate on the bus is up to 400 kbits/s. The number of interfaces connected to the bus is dependent on
the bus capacitance limit of 400 pF. The data on the SDA line must be stable during the high period of the clock. The
high or low state of the data line can only change with the clock signal on the SCL line being low.
If multiple bytes are transferred during one read or write operation, the internal subaddress is automatically
incremented.
A high to low transition on the SDA line while the SCL is high indicates a start condition.
A low to high transition on the SDA line while the SCL is high indicates a stop condition.
Acknowledge (SDA Low)
Not-Acknowledge (SDA High)
Every byte placed on the SDA line must be 8-bits long. The number of bytes which can be transferred is unrestricted.
Each byte must be followed by an acknowledge bit. If the slave cannot receive another complete byte of data until
it has performed another function, it can hold the clock line (SCL) low to force the master into a wait state. Data transfer
then continues when the slave is ready for another byte of data and release the clock line (SCL).
Data transfer with acknowledge is obligatory. The acknowledge related clock pulse is generated by the master. The
master releases the SDA line high during the acknowledge clock pulse. The slave must pull down the SDA line during
the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse.
相關(guān)PDF資料
PDF描述
TVP5031TQFP NTSC/PAL VIDEO DECODER
TVP5031CPFP Color Decoder Circuit
TVR4J TOSHIBA Fast Recovery Diode Silicon Diffused Type High Speed Rectifier Applications (fast recovery)
TVR4N TOSHIBA Fast Recovery Diode Silicon Diffused Type High Speed Rectifier Applications (fast recovery)
TVU001 14 pin DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP5031CPFP 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Color Decoder Circuit
TVP5031PFP 功能描述:IC 9-BIT VIDEO DECODER 80-QFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類(lèi)型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱(chēng):Q4645799
TVP5031TQFP 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:NTSC/PAL VIDEO DECODER
TVP5040 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:NTSC/PAL Digital Video Decoder With Macrovision Detection
TVP5040CPFP 功能描述:IC NTSC/PAL VIDEO DECODER 80TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類(lèi)型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱(chēng):Q4645799
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*