vi
List of Illustrations
Title
Figure
2–1 Analog Video Processors and A/D Converters
2–2 Digital Video Signal Processing Block Diagram
2–3 Decimation Filter Frequency Response
2–4 Y/C Separation Block Diagram
2–5 Color Low-Pass Filter Frequency Response
2–6 Color Low-Pass Filter With Notch Filter Frequency Response
(NTSC and PAL-M Square Pixel Sampling)
2–7 Color Low-Pass Filter With Notch Filter Characteristics
(13.5 MHz Sampling)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–8 Color Low-Pass Filter With Notch Filter Frequency Response
(PAL Square Pixel Sampling)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–9 3-Line Adaptive Comb Filtering
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–10 Comb Filters Frequency Response
2–11 Chroma Trap Filter Frequency Response
2–12 Chroma Trap Filter Frequency Response (13.5 MHz Sampling)
2–13 Chroma Trap Filter Frequency Response
(PAL Square Pixel Sampling)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–14 Luminance Edge-Enhancer Peaking Block Diagram
2–15 Peaking Filter Response, NTSC and PAL-M Square Pixel Sampling
2–16 Peaking Filter Response, 13.5 MHz Sampling Rate
2–17 Peaking Filter Response, PAL Square Pixel
2–18 Clock Circuit Diagram
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–19 Example Reference Clock Configurations
2–20 GLCO Timing
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–21 4:2:2 Sampling
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–22 20-Bit 4:2:2 Output Format
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–23 20-Bit 4:2:2 Output Format
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–24 Vertical Synchronization Signals
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–25 Horizontal Synchronization Signals
2–26 I2C Data Transfer Example
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–27 Parallel Host Interface A Timing
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–28 Parallel Host Interface B Timing
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–29 Parallel Host Interface C Timing
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2–30 PHI Address Register Map
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page
2–1
2–3
2–4
2–5
2–6
. . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . .
2–6
. . . . . . . . . . . . . . . . . . . . . . . .
2–6
2–6
2–7
2–8
2–8
2–8
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . .
2–8
2–9
2–9
2–9
2–9
2–10
2–10
2–11
2–12
2–12
2–13
2–14
2–15
2–17
2–23
2–25
2–26
2–27
. . . . . . . . . . . . . . . . . .
. . . .
. . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .