91制片厂制作传媒网站免费下载 ,黄片大全在线观看视频

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376425 > UPD30102GM-54-8EV (NEC Corp.) 64/32-bit Microprocessor PDF資料下載

CHAPTER 6 EXCEPTION PROCESSING

This chapter describes CPU exception processing, including an explanation of hardware that processes

exceptions, followed by the format and use of each CPU exception register.

The chapter concludes with a description of each exception’s cause, together with the manner in which the CPU

processes and services each exception.

6.1 HOW EXCEPTION PROCESSING WORKS

The processor receives exceptions from a number of sources, including translation lookaside buffer (TLB) misses,

arithmetic overflows, I/O interrupts, and system calls. When the CPU detects an exception, the normal sequence of

instruction execution is suspended and the processor enters Kernel mode (see Chapter 5 for a description of system

operating modes).

The processor then disables interrupts and transfers control for execution to the exception handler (located at a

specific address as an exception handling routine implemented by software). The handler saves the context of the

processor, including the contents of the program counter, the current operating mode (User or Supervisor), statuses,

and interrupt enabling. This context is saved so it can be restored when the exception has been serviced.

When an exception occurs, the CPU loads the Exception Program Counter (EPC) register with a location where

execution can restart after the exception has been serviced. The restart location in the EPC register is the address

of the instruction that caused the exception or, if the instruction was executing in a branch delay slot, the address of

the branch instruction immediately preceding the delay slot.

4102 processor supports a Supervisor mode and fast TLB refill for all address spaces. The V

provides the following functions:

Interrupt enable (IE) bit

Operating mode (User, Supervisor, or Kernel)

Exception level (normal or exception is indicated by the EXL bit in the Status register)

Error level (normal or error is indicated by the ERL bit in the Status register).

Interrupts are enabled when the following conditions are satisfied:

(1) Interrupt enable

An interrupt is enabled when the following conditions are satisfied.

Interrupt enable bit (IE) = 1

EXL bit = 0, ERL bit = 0

Corresponding IM field bits in the Status register = 1

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
UPD30102GM-66-8EV	制造商:NEC 制造商全稱:NEC 功能描述:64/32-bit Microprocessor
UPD30102S1-54-3C	制造商:NEC 制造商全稱:NEC 功能描述:64/32-bit Microprocessor
UPD30102S1-66-3C	制造商:NEC 制造商全稱:NEC 功能描述:64/32-bit Microprocessor
UPD30111S1-70-3C	制造商:未知廠家制造商全稱:未知廠家功能描述:MICROPROCESSOR\|32-BIT\|CMOS\|BGA\|224PIN\|PLASTIC
UPD30121	制造商:NEC 制造商全稱:NEC 功能描述:VR4121TM 64-/32-BIT MICROPROCESSOR

發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

(若只采購(gòu)一條型號(hào)，填寫一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝