CHAPTER 26 FIR (FAST IrDA INTERFACE UNIT)
507
26.2.8 IRSR1 (0x0C00 0058)
Bit
D15
D14
D13
D12
D11
D10
D9
D8
Name
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
R/W
R
R
R
R
R
R
R
R
RTCRST
0
0
0
0
0
0
0
0
Other resets
0
0
0
0
0
0
0
0
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Name
IRDA_EN
Reserved
Reserved
Reserved
Reserved
Reserved
IRDA_MD
MIR_MD
R/W
R/W
R
R
R
R
R
R/W
R/W
RTCRST
0
0
0
0
0
0
0
0
Other resets
0
0
0
0
0
0
0
0
Bit
Name
Function
D15 to D8
Reserved
Write 0 when writing. 0 is returned after a read.
D7
IRDA_EN
This bit is used to control (enable/prohibit) IrDA macro operation.
When this bit is set to 1, peripheral main block’s reset is released and clock supply
starts.
0: Prohibit
1: Enable
D6 to D2
Reserved
Write 0 when writing. 0 is returned after a read.
D1 and D0
IRDA_MD/
These bits are used to specify the IrDA/MIR mode.
MIR_MD
IRDA_MD
MIR_MD
Operation mode
Frequency
Modulation
method
0
1
1
1 or 0
0
1
FIR mode
MIR full mode
MIR half mode
8 MHz
1.152MHz
0.576 MHz
4 PPM
Bit stream/stuff
Bit stream/stuff
[Caution]
During transmission/reception, the contents of this register must not be changed (refresh is possible).
When the IRDA_EN bit is set, the peripheral main part reset is released and the clock supply starts.
Pulse output level changes according to operation mode changes.
The operation mode should be changed after changing the IrDA operation to prohibit state (by setting bit (bit 7) to
0).
Once the mode is changed, be sure to switch bit inversion of I/O data ON/OFF by setting bit 0 of the CRCSR
register.
The output level does not change because output latch is reset.
Example) Sequence of changing operation mode from FIR mode to MIR full mode
clr1
set1
set1
set1
0x7, IRSR1
0x1, IRSR1
0x0, CRCSR
0x7, IRSR1
Prohibit IrDA operation
Change the mode
Set bit inversion
Enable IrDA operation