Table 3-4 shows a short description of the dif" />
參數(shù)資料
型號: XE8801AMI027LF
廠商: Semtech
文件頁數(shù): 50/135頁
文件大小: 0K
描述: IC DAS 16BIT FLASH 8K MTP 44LQFP
標準包裝: 800
系列: XE880x
應用: 感測機
核心處理器: Coolrisc816?
程序存儲器類型: 閃存(22 kB)
控制器系列: XE8000
RAM 容量: 512 x 8
接口: UART,USRT
輸入/輸出數(shù): 24
電源電壓: 2.4 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-VFQFN 裸露焊盤
包裝: 托盤
供應商設(shè)備封裝: 44-MLPQ(7x7)
產(chǎn)品目錄頁面: 585 (CN2011-ZH PDF)
配用: XE8000MP-ND - PROG BOARD AND PROSTART2 CARD
Semtech 2005
www.semtech.com
3-4
XE8801A – SX8801R
3.3
CPU instruction short reference
Table 3-4 shows a short description of the different instructions available on the Coolrisc816. The notation cc in the
conditional jump instruction refers to the condition description as given in Table 3-6. The notation reg, reg1, reg2,
reg3 refers to one of the CPU internal registers of Table 3-1. The notation eaddr and DM(eaddr) refer to one of the
extended address modes as defined in Table 3-5. The notation DM(xxx) refers to the data memory location with
address xxx.
Instruction
Modification
Operation
Jump addr[15:0]
-,-,-, -
PC := addr[15:0]
Jump ip
-,-,-, -
PC := ip
Jcc addr[15:0]
-,-,-, -
if cc is true then PC := addr[15:0]
Jcc ip
-,-,-, -
if cc is true then PC := ip
Call addr[15:0]
-,-,-, -
STn+1 := STn (n>1); ST1 := PC+1; PC := addr[15:0]
Call ip
-,-,-, -
STn+1 := STn (n>1); ST1 := PC+1; PC := ip
Calls addr[15:0]
-,-,-, -
ip := PC+1; PC := addr[15:0]
Calls ip
-,-,-, -
ip := PC+1; PC := ip
Ret
-,-,-, -
PC := ST1; STn := STn+1 (n>1)
Rets
-,-,-, -
PC := ip
Reti
-,-,-, -
PC := ST1; STn := STn+1 (n>1); GIE :=1
Push
-,-,-, -
PC := PC+1; STn+1 := STn (n>1); ST1 := ip
Pop
-,-,-, -
PC := PC+1; ip := ST1; STn := STn+1 (n>1)
Move reg,#data[7:0]
-,-, Z, a
a := data[7:0]; reg := data[7:0]
Move reg1, reg2
-,-, Z, a
a := reg2; reg1 := reg2
Move reg, eaddr
-,-, Z, a
a := DM(eaddr); reg := DM(eaddr)
Move eaddr, reg
-,-,-, -
DM(eaddr) := reg
Move addr[7:0],#data[7:0]
-,-,-, -
DM(addr[7:0]) := data[7:0]
Cmvd reg1, reg2
-,-, Z, a
a := reg2; if C=0 then reg1 := a;
Cmvd reg, eaddr
-,-, Z, a
a := DM(eaddr); if C=0 then reg := a
Cmvs reg1, reg2
-,-, Z, a
a := reg2; if C=1 then reg1 := a;
Cmvs reg, eaddr
-,-, Z, a
a := DM(eaddr); if C=1 then reg := a
Shl reg1, reg2
C, V, Z, a
a := reg2<<1; a[0] := 0; C := reg2[7]; reg1 := a
Shl reg
C, V, Z, a
a := reg<<1; a[0] := 0; C := reg[7]; reg := a
Shl reg, eaddr
C, V, Z, a
a := DM(eaddr)<<1; a[0] :=0; C := DM(eaddr)[7]; reg := a
Shlc reg1, reg2
C, V, Z, a
a := reg2<<1; a[0] := C; C := reg2[7]; reg1 := a
Shlc reg
C, V, Z, a
a := reg<<1; a[0] := C; C := reg[7]; reg := a
Shlc reg, eaddr
C, V, Z, a
a := DM(eaddr)<<1; a[0] := C; C := DM(eaddr)[7]; reg := a
Shr reg1, reg2
C, V, Z, a
a := reg2>>1; a[7] := 0; C := reg2[0]; reg1 :=a
Shr reg
C, V, Z, a
a := reg>>1; a[7] := 0; C := reg[0]; reg := a
Shr reg, eaddr
C, V, Z, a
a := DM(eaddr)>>1; a[7] := 0; C := DM(eaddr)[0]; reg := a
Shrc reg1, reg2
C, V, Z, a
a := reg2>>1; a[7] := C; C := reg2[0]; reg1 := a
Shrc reg
C, V, Z, a
a := reg>>1; a[7] := C; C := reg[0]; reg := a
Shrc reg, eaddr
C, V, Z, a
a := DM(eaddr)>>1; a[7] := C; C := DM(eaddr)[0]; reg := a
Shra reg1, reg2
C, V, Z, a
a := reg2>>1; a[7] := reg2[7]; C := reg2[0]; reg1 := a
Shra reg
C, V, Z, a
a := reg>>1; a[7] := reg[7]; C := reg[0]; reg := a
Shra reg, eaddr
C, V, Z, a
a := DM(eaddr)>>1; a[7] := DM(eaddr)[7]; C := DM(eaddr)[0]; reg := a
Cpl1 reg1, reg2
-,-, Z, a
a := NOT(reg2); reg1 := a
Cpl1 reg
-,-, Z, a
a := NOT(reg); reg := a
Cpl1 reg, eaddr
-,-, Z, a
a := NOT(DM(eaddr)); reg := a
Cpl2 reg1, reg2
C, V, Z, a
a := NOT(reg2)+1; if a=0 then C:=1 else C := 0; reg1 := a
Cpl2 reg
C, V, Z, a
a := NOT(reg)+1; if a=0 then C:=1 else C := 0; reg := a
Cpl2 reg, eaddr
C, V, Z, a
a := NOT(DM(eaddr))+1; if a=0 then C:=1 else C := 0; reg := a
Cpl2c reg1, reg2
C, V, Z, a
a := NOT(reg2)+C; if a=0 and C=1 then C:=1 else C := 0; reg1 := a
Cpl2c reg
C, V, Z, a
a := NOT(reg)+C; if a=0 and C=1 then C:=1 else C := 0; reg := a
Cpl2c reg, eaddr
C, V, Z, a
a := NOT(DM(eaddr))+C; if a=0 and C=1 then C:=1 else C := 0; reg := a
Inc reg1, reg2
C, V, Z, a
a := reg2+1; if a=0 then C := 1 else C := 0; reg1 := a
Inc reg
C, V, Z, a
a := reg+1; if a=0 then C := 1 else C := 0; reg := a
Inc reg, eaddr
C, V, Z, a
a := DM(eaadr)+1; if a=0 then C := 1 else C := 0; reg := a
Incc reg1, reg2
C, V, Z, a
a := reg2+C; if a=0 and C=1 then C := 1 else C := 0; reg1 := a
Incc reg
C, V, Z, a
a := reg+C; if a=0 and C=1 then C := 1 else C := 0; reg := a
Incc reg, eaddr
C, V, Z, a
a := DM(eaadr)+C; if a=0 and C=1 then C := 1 else C := 0; reg := a
Not
Recommended
for
New
Designs
相關(guān)PDF資料
PDF描述
X28HC256JIZ-15T1 IC EEPROM 256KBIT 150NS 32PLCC
MR25H10CDCR IC MRAM 1MBIT 40MHZ 8DFN
X28HC256JZ-15T1 IC EEPROM 256KBIT 150NS 32PLCC
MR256A08BCMA35R IC MRAM 256KB 35NS 48BGA
MR256A08BYS35R IC MRAM 256KB 35NS 44TSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XE8802 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Sensing Machine Data Acquisition MCU
XE8802MI000 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Sensing Machine Data Acquisition MCU
XE8802MI035LF 功能描述:IC DAS 16BIT FLASH 8K 100-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應用 系列:XE880x 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標準包裝:250 系列:- 應用:網(wǎng)絡處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng),UART,USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382
XE8805 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Data Acquisition MCU
XE8805AMI000 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Data Acquisition MCU