參數(shù)資料
| 型號： | XE8801AMI027LF |
| 廠商： | Semtech |
| 文件頁數(shù)： | 70/135頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAS 16BIT FLASH 8K MTP 44LQFP |
| 標準包裝： | 800 |
| 系列： | XE880x |
| 應用： | 感測機 |
| 核心處理器： | Coolrisc816? |
| 程序存儲器類型： | 閃存（22 kB） |
| 控制器系列： | XE8000 |
| RAM 容量： | 512 x 8 |
| 接口： | UART，USRT |
| 輸入/輸出數(shù)： | 24 |
| 電源電壓： | 2.4 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-VFQFN 裸露焊盤 |
| 包裝： | 托盤 |
| 供應商設備封裝： | 44-MLPQ（7x7） |
| 產品目錄頁面： | 585 (CN2011-ZH PDF) |
| 配用： | XE8000MP-ND - PROG BOARD AND PROSTART2 CARD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
Semtech 2005
www.semtech.com
1-2
XE8801A – SX8801R
1.1 Top schematic
1.1.1 General description
The top level block schematic of the circuit is shown in Figure 1-1. The heart of the circuit consists of the
Coolrisc816 CPU core. This core includes an 8x8 multiplier and 16 internal registers.
The bus controller generates all control signals for access to all data registers other than the CPU internal
registers.
The reset block generates the adequate reset signals for the rest of the circuit as a function of the set-up contained
in its control registers. Possible reset sources are the power-on-reset (POR), the external pin RESET, the
watchdog (WD), a bus error detected by the bus controller or a programmable pattern on Port A. Different low
power modes are implemented.
The clock generation and power management block sets up the clock signals and generates internal supplies for
different blocks. The clock can be generated from the RC oscillator (this is the start-up condition), the crystal
oscillator (XTAL) or an external clock source (given on the OSCIN pin).
The test controller generates all set-up signals for different test modes. In normal operation, it is used as a set of 8
low power data registers. If power consumption is important for the application, the variables that need to be
accessed very often should be stored in these registers rather than in the RAM.
The IRQ handler routes the interrupt signals of the different peripherals to the IRQ inputs of the CPU core. It allows
masking of the interrupt sources and it flags which interrupt source is active.
Events are generally used to restart the processor after a HALT period without jumping to a specified address, i.e.
the program execution resumes with the instruction following the HALT instruction. The EVN handler routes the
event signals of the different peripherals to the EVN inputs of the CPU core. It allows masking of the interrupt
sources and it flags which interrupt source is active.
The Port B is an 8 bit parallel IO port with analog capabilities. The URST, UART, and PWM block also make use of
this port.
The instruction memory is a 22-bit wide flash or ROM memory depending on the circuit version. Flash and ROM
versions have both 8k instruction memory.
The data memory on this product is a 512 byte SRAM.
The Acquisition Chain is a high resolution acquisition path with the 16+10 bits ZoomingADC
. The VMULT
(voltage multiplier) powers a part of the Acquisition Chain.
Port A is an 8 bit parallel input port. It can also generate interrupts, events or a reset. It can be used to input
external clocks for the timer/counter/PWM block.
Port C is a general purpose 8 bit parallel I/O port.
The USRT (universal synchronous receiver/transmitter) contains some simple hardware functions in order to
simplify the software implementation of a synchronous serial link.
The UART (universal asynchronous receiver/transmitter) contains a full hardware implementation of the
asynchronous serial link.
Not
Recommended
for
New
Designs
相關PDF資料 |
PDF描述 |
|---|---|
| X28HC256JIZ-15T1 | IC EEPROM 256KBIT 150NS 32PLCC |
| MR25H10CDCR | IC MRAM 1MBIT 40MHZ 8DFN |
| X28HC256JZ-15T1 | IC EEPROM 256KBIT 150NS 32PLCC |
| MR256A08BCMA35R | IC MRAM 256KB 35NS 48BGA |
| MR256A08BYS35R | IC MRAM 256KB 35NS 44TSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XE8802 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Sensing Machine Data Acquisition MCU |
| XE8802MI000 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Sensing Machine Data Acquisition MCU |
| XE8802MI035LF | 功能描述:IC DAS 16BIT FLASH 8K 100-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應用 系列:XE880x 產品變化通告:Product Discontinuation 26/Aug/2009 標準包裝:250 系列:- 應用:網絡處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應商設備封裝:PG-LQFP-208 其它名稱:SP000314382 |
| XE8805 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Data Acquisition MCU |
| XE8805AMI000 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Data Acquisition MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復。