XRT83VL38
59
REV. 1.0.1
OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
TABLE 24: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION
REGISTER ADDRESS
00000001
00010001
00100001
00110001
01000001
01010001
01100001
01110001
CHANNEL_n
CHANNEL_0
CHANNEL_1
CHANNEL_2
CHANNEL_3
CHANNEL_4
CHANNEL_5
CHANNEL_6
CHANNEL_7
FUNCTION
REGISTER
TYPE
RESET
VALUE
BIT #
NAME
D7
RXTSEL_n
Receiver Termination Select:
In Host mode, this bit is used
to select between the internal and external line termination
modes for the receiver according to the following table;
R/W
0
D6
TXTSEL_n
Transmit Termination Select:
In Host mode, this bit is used
to select between the internal and external line termination
modes for the transmitter according to the following table;
R/W
0
D5
TERSEL1_n
Termination Impedance Select1:
In Host mode and in internal termination mode, (TXTSEL = “1”
and RXTSEL = “1”) TERSEL[1:0] control the transmit and
receive termination impedance according to the following
table;
In the internal termination mode, the receiver termination of
each receiver is realized completely by internal resistors or by
the combination of internal and one fixed external resistor.
In the internal termination mode, the transmitter output should
be AC coupled to the transformer.
R/W
0
D4
TERSEL0_n
Termination Impedance Select bit 0:
R/W
0
RXTSEL
RX Termination
0
1
External
Internal
TXTSEL
TX Termination
0
1
External
Internal
TERSEL1 TERSEL0
0
1
0
1
Termination
100
110
75
120