XRT86VL34
34
REV. V1.2.0
QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
RDY
T3
O
12
Ready/Data Transfer Acknowledge Output:
The exact behavior of this pin depends upon the type of Micro-
processor/Microcontroller the XRT86VL34 has been configured
to operate in, as defined by the PTYPE[2:0] pins.
Intel Asynchronous Mode - RDY* - Ready Output
Tis output pin will function as the “active-low” READY output.
During a READ or WRITE cycle, the Microprocessor Interface
block will toggle this output pin to the logic low level, ONLY
when the Microprocessor Interface is ready to complete or ter-
minate the current READ or WRITE cycle. Once the Micropro-
cessor has determined that this input pin has toggled to the
logic “l(fā)ow” level, then it is now safe for it to move on and exe-
cute the next READ or WRITE cycle.
If (during a READ or WRITE cycle) the Microprocessor Inter-
face block is holding this output pin at a logic “high” level, then
the Microprocessor is expected to extend this READ or WRITE
cycle, until it detects this output pin being toggled to the logic
low level.
Motorola Asynchronous Mode - DTACK* - Data Transfer
Acknowledge Output
Tis output pin will function as the “active-low” DTACK output.
During a READ or WRITE cycle, the Microprocessor Interface
block will toggle this output pin to the logic low level, ONLY
when the Microprocessor Interface is ready to complete or ter-
minate the current READ or WRITE cycle. Once the Micropro-
cessor has determined that this input pin has toggled to the
logic “l(fā)ow” level, then it is now safe for it to move on and exe-
cute the next READ or WRITE cycle.
If (during a READ or WRITE cycle) the Microprocessor Inter-
face block is holding this output pin at a logic “high” level, then
the Microprocessor is expected to extend this READ or WRITE
cycle, until it detects this output pin being toggled to the logic
low level.
Power PC 403 Mode - RDY Ready Output:
This output pin will function as the “active-high” READY output.
During a READ or WRITE cycle, the Microprocessor Interface
block will toggle this output pin to the logic high level, ONLY
when the Microprocessor Interface is ready to complete or ter-
minate the current READ or WRITE cycle. Once the Micropro-
cessor has sampled this signal being at the logic “high” level
upon the rising edge of PCLK, then it is now safe for it to move
on and execute the next READ or WRITE cycle.
If (during a READ or WRITE cycle) the Microprocessor Inter-
face block is holding this output pin at a logic “l(fā)ow” level, then
the Microprocessor is expected to extend this READ or WRITE
cycle, until it samples this output pin being at the logic low
level.
N
OTE
:
The Microprocessor Interface will update the state of
this output pin upon the rising edge of PCLK.
MICROPROCESSOR INTERFACE
S
IGNAL
N
AME
B
ALL
#
T
YPE
O
UTPUT
D
RIVE
(
M
A)
D
ESCRIPTION