- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376464 > XRT91L80IB (EXAR CORP) 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER PDF資料下載
參數(shù)資料
| 型號： | XRT91L80IB |
| 廠商： | EXAR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| 中文描述： | TRANSCEIVER, PBGA196 |
| 封裝： | 12 X 12 MM, STBGA-196 |
| 文件頁數(shù)： | 15/45頁 |
| 文件大?。?/td> | 359K |
| 代理商： | XRT91L80IB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
xr
REV. P1.1.0
PRELIMINARY
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L80
13
1.0
FUNCTIONAL DESCRIPTION
The XRT91L80 transceiver is designed to operate with a SONET Framer/ASIC device and provide a high-
speed serial interface to optical networks. The transceiver converts 4-bit parallel data at 622.08/666.51 Mbps
to a serial CML bit stream at 2.488/2.666 Gbps and vice-versa. It implements a clock multiplier unit (CMU),
SONET/SDH serialization/de-serialization (SerDes), and receive clock and data recovery (CDR) unit. The
transceiver is divided into transmit and receive sections and is used to provide the front end component of
SONET equipment, which includes primarily serial transmit and receive functions.
1.1
Hardware Mode vs. Host Mode
Functionality of the STS-48/STM-16 transceiver can be configured by using either Host mode or Hardware
mode. If Hardware mode is selected by pulling HOST/HW "Low" or leaving this pin unconnected, the
functionality is controlled by the hardware pins described in the Hardware Pin Descriptions. However, if Host
mode is selected by pulling HOST/HW "High", the functionality is controlled by programming internal R/W
registers using the Serial Microprocessor interface. Whether using Host or Hardware mode, the functionality
remains the same. Therefore, the following sections describe the functionality rather than how each function is
controlled. The Hardware Pin Descriptions and the Register Bit Descriptions concentrate on configuring the
device.
1.2
Clock Input Reference
The XRT91L80 can accept either a 77.76/83.3 MHz or 155.52/166.63 MHz clock input at REFCLKP/N as its
internal timing reference for generating higher speed clocks. The reference clock can be provided with one of
two frequencies chosen by ALTFREQSEL. The reference frequency options for the XRT91L80 are listed in
Table 1.
1.3
Forward Error Correction is used to control errors along a one-way path of communication. FEC sends extra
information along with data which can be used by a receiver to check and correct the data without requesting
re-transmission of the original information. It does so by introducing a known structure into a data sequence
prior to transmission. The most common methods are to replace a 14-bit data packet with a 15-bit codeword
structure, or to replace a 17-bit data packet with an 18-bit codeword structure. To maintain original bandwidth,
a higher speed clock reference, derived by the ratio of 15/14 or 18/17 referenced to 77.76MHz or 155.52MHz
is applied to the STS-48/STM-16 transceiver using an external crystal. The XRT91L80 supports FEC by
accepting a clock input reference frequency of 83.31 MHz or 166.63 MHz. This allows the transmit 4-bit parallel
data input to be applied to the STS-48/STM-16 transceiver at 666.51 Mbps which is converted to a 2.666 Gbps
serial output stream to an optical module. A simplified block diagram of FEC is shown in Figure 3.
Forward Error Correction (FEC)
T
ABLE
1: R
EFERENCE
F
REQUENCY
O
PTIONS
(N
ON
-FEC
AND
FEC M
ODE
)
ALTFREQSEL
R
EFERENCE
C
LOCK
F
REQUENCY
T
RANSMIT
/R
ECEIVE
D
ATA
R
ATE
O
PERATING
M
ODE
0
77.76/83.3 MHz
2.488/2.666 Gbps
STS-48/STM-16
1
155.52/166.63 MHz
2.488/2.666 Gbps
STS-48/STM-16
F
IGURE
3. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
F
ORWARD
E
RROR
C
ORRECTION
STS-48
Transceiver
SONET/Framer
ASIC
SONET/Framer
ASIC
F
F
STS-48
Transceiver
Optical
Module
Optical
Module
Optical Fiber
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT91L81 | 2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L81IB | 2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82 | 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82IB | 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT94L31_07 | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT91L80IB-F | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| XRT91L81 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L81IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82ES | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。