- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373784 > ZL38001DGA (ZARLINK SEMICONDUCTOR INC) Low-Voltage Acoustic Echo Canceller with Low ERL Compensation PDF資料下載
參數(shù)資料
| 型號(hào)： | ZL38001DGA |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| 中文描述： | DATACOM, ISDN ECHO CANCELLER, PDSO36 |
| 封裝： | 0.300 INCH, QSOP-36 |
| 文件頁(yè)數(shù)： | 12/47頁(yè) |
| 文件大小： | 668K |
| 代理商： | ZL38001DGA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)
ZL38001
Data Sheet
12
Zarlink Semiconductor Inc.
1.11 Bypass Control
A PCM bypass function is provided to allow transparent transmission of pcm data through the ZL38001. When the
bypass function is active, pcm data passes transparently from Rin to Rout and from Sin to Sout, with bit-wise
integrity preserved.
When the Bypass function is selected, most internal functions are powered down to provide low power
consumption.
The BYPASS control bit is located in the main control MC register.
1.12 Adaptation Enable/Disable
Adaptation control bits are located in the AEC and LEC control registers. When the ADAPT- bit is set to 1, the
adaptive filter is frozen at the current state. In this state, the device continues to cancel echo with the current echo
model.
When the ADAPT- bit is set to 0, the adaptive filter is continually updated. This allows the echo canceller to adapt
and track changes in the echo path. This is the normal operating state.
1.13 ZL38001 Throughput Delay
In all modes, voice channels always have 2 frames of delay. In ST-BUS/GCI operation, the D and C channels have
a delay of one frame.
1.14 Power Down / Reset
Holding the RESET pin at logic low will keep the ZL38001 device in a power-down state. In this state all internal
clocks are halted, and the DATA1, Sout and Rout pins are tristated.
The user should hold the RESET pin low for at least 200 msec following power-up. This will insure that the device
powers up in a proper state. Following any return of RESET to logic high, the user must wait for 8 complete 8 KHz
frames prior to writing to the device registers. During this time, the initialization routines will execute and set the
ZL38001 to default operation (program execution from ROM using default register values).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL38001 | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| ZL38001QDC | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| ZL38002QDG | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
| ZL38002QDG1 | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
| ZL38002 | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL38001DGA1 | 制造商:Microsemi Corporation 功能描述: |
| ZL38001DGE1 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 36SSOP /B - Rail/Tube |
| ZL38001DGF1 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 36SSOP /B - Tape and Reel |
| ZL38001QDC | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 48TQFP - Trays |
| ZL38001QDC1 | 制造商:Microsemi Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。