- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373784 > ZL38001DGA (ZARLINK SEMICONDUCTOR INC) Low-Voltage Acoustic Echo Canceller with Low ERL Compensation PDF資料下載
參數(shù)資料
| 型號： | ZL38001DGA |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| 中文描述： | DATACOM, ISDN ECHO CANCELLER, PDSO36 |
| 封裝： | 0.300 INCH, QSOP-36 |
| 文件頁數(shù)： | 17/47頁 |
| 文件大?。?/td> | 668K |
| 代理商： | ZL38001DGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
ZL38001
Data Sheet
17
Zarlink Semiconductor Inc.
In SSI operation, the frame boundary is determined by the rising edge of the ENA1 enable strobe (see Figure 7).
The other enable strobe (ENA2) is used for parsing input/output data and it must pulse within 125 microseconds of
the rising edge of ENA1.
In SSI operation, the enable strobes may be a mixed combination of 8 or 16 BCLK cycles allowing the flexibility to
mix 2’s complement linear data on one port (e.g., Rin/Sout) with companded data on the other port (e.g., Sin/Rout).
Table 3 - SSI Enable Strobe Pins
2.3 PCM Law and Format Control (LAW, FORMAT)
The PCM companding/coding law used by the ZL38001 is controlled through the LAW and FORMAT pins. ITU-T
G.711 companding curves for
μ
-Law and A-Law are selected by the LAW pin. PCM coding ITU-T G.711 and Sign-
Magnitude are selected by the FORMAT pin. See Table 4.
Figure 7 - SSI Operations
Enable Strobe Pin
Designated PCM I/O Port
ENA1
Line Side Echo Path (PORT 1)
ENA2
Acoustic Side Echo Path (PORT 2)
BCLK
ENA1
Rin
Sout
8 or 16 bits
8 or 16 bits
PORT1
PORT2
8 or 16 bits
8 or 16 bits
ENA2
Sin
Rout
Note that the two ports are independent so that, for example, PORT1 can operate with 8-bit enable strobes and PORT2 can operate
with 16-bit enable strobes.
outputs = High impedance
inputs = don’t care
start of frame (SSI)
EC
EC
相關PDF資料 |
PDF描述 |
|---|---|
| ZL38001 | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| ZL38001QDC | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| ZL38002QDG | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
| ZL38002QDG1 | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
| ZL38002 | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ZL38001DGA1 | 制造商:Microsemi Corporation 功能描述: |
| ZL38001DGE1 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 36SSOP /B - Rail/Tube |
| ZL38001DGF1 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 36SSOP /B - Tape and Reel |
| ZL38001QDC | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 48TQFP - Trays |
| ZL38001QDC1 | 制造商:Microsemi Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。