- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373784 > ZL38001DGA (ZARLINK SEMICONDUCTOR INC) Low-Voltage Acoustic Echo Canceller with Low ERL Compensation PDF資料下載
參數(shù)資料
| 型號： | ZL38001DGA |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| 中文描述： | DATACOM, ISDN ECHO CANCELLER, PDSO36 |
| 封裝： | 0.300 INCH, QSOP-36 |
| 文件頁數(shù)： | 20/47頁 |
| 文件大小： | 668K |
| 代理商： | ZL38001DGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
ZL38001
Data Sheet
20
Zarlink Semiconductor Inc.
Note: bits C
1
C
0
are reserved, and must be set to zero.
FUNCTIONAL DESCRIPTION FOR USING THE BOOTABLE RAM
BOOTLOAD MODE - Microport Access is to bootload RAM (BRAM)
BRC Register
Bits
C
3
C
2
C
1
C
0
X 1 0 0
R/W
Address
Data
W
3fh
(= 1 1 1 1 1 1 b)
Writes "data" to BRC reg.
- Bootload frozen; BRAM contents are NOT affected.
W
other than 3fh
Writes "data" to next byte in BRAM (bootloading.)
R
1 x x x x x b
Reads back "data" = BRC reg value.
- Bootload frozen; BRAM contents are NOT affected.
R
0 x x x x x b
Reads back "data" = SIG reg value.
- Bootload frozen; BRAM contents are NOT affected.
NON-BOOTLOAD MODE - Microport Access is to device registers (DREGs)
BRC Register
Bits
C
3
C
2
C
1
C
0
X 0 0 0
R/W
Address
Data
W
any
(=
a
5
a
4
a
3
a
2
a
1
a
0
b)
Writes "data" to corresponding DREG.
R
any
(=
a
5
a
4
a
3
a
2
a
1
a
0
b)
Reads back "data" = corresponding DREG value.
PROGRAM EXECUTION MODES
C
3
C
2
C
1
C
0
0 0 0 0
Execute program in ROM, bootload mode disabled.
- BRAM address counter reset to initial (ready) state.
- SIG reg reseeded to initial (ready) state
C
3
C
2
C
1
C
0
0 1 0 0
Execute program in ROM, while bootloading the RAM.
- BRAM address counter increments on microport writes (except to 3fh)
- SIG reg recalculates signature on microport writes (except to 3fh)
C
3
C
2
C
1
C
0
1 0 0 0
Execute program in RAM, bootload mode disabled.
- BRAM address counter reset to initial (ready) state.
- SIG reg reseeded to initial (ready) state
C
3
C
2
C
1
C
0
1 1 0 0
- NOT RECOMMENDED -
(Execute program in RAM, while bootloading the RAM)
Table 5 - Bootload RAM Control (BRC) Register States
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL38001 | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| ZL38001QDC | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| ZL38002QDG | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
| ZL38002QDG1 | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
| ZL38002 | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL38001DGA1 | 制造商:Microsemi Corporation 功能描述: |
| ZL38001DGE1 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 36SSOP /B - Rail/Tube |
| ZL38001DGF1 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 36SSOP /B - Tape and Reel |
| ZL38001QDC | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 48TQFP - Trays |
| ZL38001QDC1 | 制造商:Microsemi Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。