- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373784 > ZL38001QDC (ZARLINK SEMICONDUCTOR INC) Low-Voltage Acoustic Echo Canceller with Low ERL Compensation PDF資料下載
參數(shù)資料
| 型號： | ZL38001QDC |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| 中文描述： | DATACOM, ISDN ECHO CANCELLER, PQFP48 |
| 封裝： | 7 X 7 MM, 1 MM HEIGHT, MS-026ABC, TQFP-48 |
| 文件頁數(shù)： | 12/47頁 |
| 文件大?。?/td> | 668K |
| 代理商： | ZL38001QDC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
ZL38001
Data Sheet
12
Zarlink Semiconductor Inc.
1.11 Bypass Control
A PCM bypass function is provided to allow transparent transmission of pcm data through the ZL38001. When the
bypass function is active, pcm data passes transparently from Rin to Rout and from Sin to Sout, with bit-wise
integrity preserved.
When the Bypass function is selected, most internal functions are powered down to provide low power
consumption.
The BYPASS control bit is located in the main control MC register.
1.12 Adaptation Enable/Disable
Adaptation control bits are located in the AEC and LEC control registers. When the ADAPT- bit is set to 1, the
adaptive filter is frozen at the current state. In this state, the device continues to cancel echo with the current echo
model.
When the ADAPT- bit is set to 0, the adaptive filter is continually updated. This allows the echo canceller to adapt
and track changes in the echo path. This is the normal operating state.
1.13 ZL38001 Throughput Delay
In all modes, voice channels always have 2 frames of delay. In ST-BUS/GCI operation, the D and C channels have
a delay of one frame.
1.14 Power Down / Reset
Holding the RESET pin at logic low will keep the ZL38001 device in a power-down state. In this state all internal
clocks are halted, and the DATA1, Sout and Rout pins are tristated.
The user should hold the RESET pin low for at least 200 msec following power-up. This will insure that the device
powers up in a proper state. Following any return of RESET to logic high, the user must wait for 8 complete 8 KHz
frames prior to writing to the device registers. During this time, the initialization routines will execute and set the
ZL38001 to default operation (program execution from ROM using default register values).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL38002QDG | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
| ZL38002QDG1 | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
| ZL38002 | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
| ZL38002DGA1 | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
| ZL38002DGB1 | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL38001QDC1 | 制造商:Microsemi Corporation 功能描述: |
| ZL38001QDG1 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 48TQFP /B - Trays |
| ZL38002 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:AEC with Noise Reduction & Codecs for Digital Hands-Free Communication |
| ZL38002_07 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Echo Canceller for Hands Free Communication |
| ZL38002DGA1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Low-Voltage Acoustic Echo Canceller With Noise Reduction |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。