參數(shù)資料
型號(hào)： 256MBDDRSDRAM
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： DDR SDRAM Specification Version 0.3
中文描述： DDR SDRAM的規(guī)格版本0.3
文件頁(yè)數(shù)： 24/51頁(yè)
文件大?。?/td> 658K
代理商： 256MBDDRSDRAM
- 24 -
REV. 0.3 November 2. 2000
256Mb DDR SDRAM
Preliminary
3.3.7 Write Interrupted by a Read & DM
A burst write can be interrupted by a read command of any bank. The DQ
’
s must be in the high impedance
state at least one clock cycle before the interrupting read data appear on the outputs to avoid data contention.
When the read command is registered, any residual data from the burst write cycle must be masked by DM.
The delay from the last data to read command (tCDLR) is required to avoid the data contention DRAM inside.
Data that are presented on the DQ pins before the read command is initiated will actually be written to the
memory. Read command interrupting write can not be issued at the next clock edge of that of write command.
Command
< Burst Length=8, CAS Latency=2 >
NOP
WRITE
NOP
NOP
READ
NOP
NOP
NOP
NOP
DQS
DQ
′
s
Din 0
Din 1
Din 2
Din 3
Din 4
t
CDLR
Din 5
Dout 0
Dout 1
Dout 2
Din 6
Din 7
t
CDLR
CAS Latency=2
t
DQSSmax
DQS
DQ
′
s
CAS Latency=2
t
DQSSmin
Din 7
Din 0
Din 1
Din 2
Din 3
Din 4
Din 5
Din 6
DM
Do
Dout 0
Dout 1
Dout 2
Do
2
0
1
5
3
4
8
6
7
t
WPRES*5
t
WPRES*5
CK
CK
The following function established how a Read command may interrupt a Write burst and which input data is
not written into the memory.
1. For Read commands interrupting a Write burst, the minimum Write to Read command delay is 2 clock
cycles. The case where the Write to Read delay is 1 clock cycle is disallowed
2. For Read commands interrupting a Write burst, the DM pin must be used to mask the input data words
whcich immediately precede the interrupting Read operation and the input data word which immediately
follows the interrupting Read operation
3. For all cases of a Read interrupting a Write, the DQ and DQS buses must be released by the driving chip
(i.e., the memory controller) in time to allow the buses to turn around before the DDR SDRAM drives them
during a read operation.
4. If input Write data is masked by the Read command, the DQS input is ignored by the DDR SDRAM.
5. Refer to "3.3.2 Burst write operation"
Figure 15. Write interrupted by a read and DM timing
相關(guān)PDF資料
PDF描述
25AV5-GA FOR TV HORIZONTAL-DEFLECTION AMPLIFIER APPLICATIONS
25CV100BE Surface Mount Type Miniature, Super low profile 3.9mm height
25CV10BE Surface Mount Type Miniature, Super low profile 3.9mm height
25CV68BE Surface Mount Type Miniature, Super low profile 3.9mm height
25CV22BE Surface Mount Type Miniature, Super low profile 3.9mm height
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
256MB-FD 制造商:PNY Technologies 功能描述:256MB USB, FOR IBM - Bulk
256MB-FLASH 制造商:STMicroelectronics 功能描述:
256ME-250K 制造商:ILLINOISCAPACITOR 制造商全稱:Illinois Capacitor, Inc. 功能描述:Metallized Polyester Motor Run/AC Film Capacitors In Boxes
256ME-350K 制造商:ILLINOISCAPACITOR 制造商全稱:Illinois Capacitor, Inc. 功能描述:Metallized Polyester Motor Run/AC Film Capacitors In Boxes
256ME-400K 制造商:ILLINOISCAPACITOR 制造商全稱:Illinois Capacitor, Inc. 功能描述:Metallized Polyester Motor Run/AC Film Capacitors In Boxes
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*