- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371435 > 28F640J5 (Intel Corp.) 5 V Intel StrataFlash Memory(5V 64M位英特爾StrataFlash閃速存儲(chǔ)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | 28F640J5 |
| 廠商： | Intel Corp. |
| 英文描述： | 5 V Intel StrataFlash Memory(5V 64M位英特爾StrataFlash閃速存儲(chǔ)器) |
| 中文描述： | 5伏特英特爾StrataFlash存儲(chǔ)器（5V的6400位英特爾的StrataFlash閃速存儲(chǔ)器） |
| 文件頁數(shù)： | 35/53頁 |
| 文件大?。?/td> | 272K |
| 代理商： | 28F640J5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
E
28F320J5/28F640J5
35
PRELIMINARY
Start
Write 40H,
Address
Write Data and
Address
Read Status
Register
SR.7 =
Full Status
Check if Desired
Byte/Word
Program Complete
Read Status
Register Data
(See Above)
Voltage Range Error
Device Protect Error
Programming Error
Byte/Word
Program
Successful
SR.3 =
SR.1 =
SR.4 =
FULL STATUS CHECK PROCEDURE
Bus
Operation
Write
Write
Standby
1. Toggling OE# (low to high to low) updates the status register. This
can be done in place of issuing the Read Status Register command.
Repeat for subsequent programming operations.
SR full status check can be done after each program operation, or
after a sequence of programming operations.
Write FFH after the last program operation to place device in read
array mode.
Bus
Operation
Standby
Standby
Toggling OE# (low to high to low) updates the status register. This can
be done in place of issuing the Read Status Register command.
Repeat for subsequent programming operations.
SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register
command in cases where multiple locations are programmed before
full status is checked.
If an error is detected, clear the status register before attempting retry
or other error recovery.
0
1
1
0
1
0
1
0
Command
Setup Byte/
Word Program
Byte/Word
Program
Comments
Data = 40H
Addr = Location to Be Programmed
Data = Data to Be Programmed
Addr = Location to Be Programmed
Check SR.7
1 = WSM Ready
0 = WSM Busy
Command
Comments
Check SR.3
1 = Programming to Voltage Error
Detect
Check SR.4
1 = Programming Error
Read
(Note 1)
Status Register Data
Standby
Check SR.1
1 = Device Protect Detect
RP# = V
, Block Lock-Bit Is Set
Only required for systems
implemeting lock-bit configuration.
0606_08
Figure 8. Byte/Word Program Flowchart
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F400B3 | SMART 3 ADVANCED BOOT BLOCK WORD-WIDE |
| 28F400BL-TB | 4-MBlT (256K x 16, 512K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| 28F400BV-TB | 4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| 28F400BX-TB | 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY |
| 28F410-100M1 | 4M-BIT (512K X 8) CMOS FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F640L18 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| 28F640L30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel StrataFlash㈢ Wireless Memory with 3.0-Volt I/O (L30) |
| 28F640P3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| 28F640W30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F650 | 制造商:Cinch Connectors 功能描述:1 Lug Terminal Strip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。