
E
28F320J5/28F640J5
47
PRELIMINARY
R1
R14
R8
R10
High Z
R13
R11
R12
R6
R5
R4
R3
R7
R2
R9
Valid Output
Address Stable
Data Valid
Device
Address Selection
Standby
ADDRESSES [A]
V
IH
V
IL
V
IH
V
IL
Disabled (V
IH
)
CE
[E]
Enabled (V
IL
)
V
IH
V
IL
V
OH
V
OL
V
IH
V
IL
V
IH
V
IL
V
IH
V
IL
OE# [G]
WE# [W]
DATA [D/Q]
DQ
0
-DQ
15
V
CC
RP# [P]
BYTE# [F]
High Z
0606_16
NOTES:
CE
X
low is defined as the first edge of CE
0
, CE
1
, or CE
2
that enables the device. CE
X
high is defined at the first edge of CE
0
,
CE
1
, or CE
2
that disables the device (see Table 2, Chip Enable Truth Table.
Figure 16. AC Waveform for Read Operations