參數(shù)資料
型號(hào): 82845Mx
廠商: Intel Corp.
英文描述: Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
中文描述: 英特爾845系列芯片組的手機(jī)82845MP/82845MZ芯片組內(nèi)存控制器中樞移動(dòng)(婦幼保健米)
文件頁(yè)數(shù): 102/157頁(yè)
文件大?。?/td> 1407K
代理商: 82845MX
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)當(dāng)前第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
102
Datasheet
250687-002
R
3.8.23.
DWTMC – DRAM Write Thermal Management Control
Offset:
Default:
Access:
Size:
50h-57h
0000_0000_0000_0000h
Read/Write/Lock
64 bits
Bit
Description
63:52
Reserved
51:50
TM Lock:
These bits secure the DRAM Thermal Management control registers. The bits default to
‘0’. Once a ‘1’ is written to either bit, the configuration register bits specified in DWTMC and DRTMC
registers become read-only:
00
Not locked
: All bits in DWTMC or DRTMC are writeable.
01
Start Mode bits are not locked:
All bits in DWTMC and DRTMC except for SWMT and
SRMT are locked and become Read Only.
10
All bits locked:
All of the bits in the DWTMC or DRTMC are locked and become Read
Only.
11
Reserved
Reserved
49
48:41
Global DRAM Write Sampling Window (GDWSW):
This eight bit value is multiplied by 4*10
5
to
define the length of time in host clocks over which the number of hexwords(32-Byte chunk) written is
counted. If the number of hexwords written during this window exceeds the Global Write Hexword
Threshold (GWHT) defined below, then the thermal management mechanism will be invoked.
40:28
Global Write Hexword Threshold (GWHT):
The thirteen-bit value held in this field is multiplied by
2
to arrive at the number of hexwords that must be written within the Global DRAM Write Sampling
Window(GDWSW) in order to cause the thermal management mechanism to be invoked.
27:22
Write Thermal Management Time (WTMT):
This value provides a multiplier between 0 and 63,
which specifies how long thermal management remains in effect as a number of Global DRAM Write
Sampling Windows*. For example, if GDWSW is programmed to
1000_0000b and WTT is set to 01_0000b, then thermal management will be performed for 8192*10
5
host clocks (at 100 MHz) seconds once invoked (128 * 4*10
host clocks * 16).
21:15
Write Thermal Management Monitoring Window (WTMMW):
The value in this register is padded
with 4 0’s to specify a window of 0-2047 host clocks with 16 clock granularity. While the thermal
management mechanism is invoked, DRAM writes are monitored during this window. If the number of
hexwords written during the window reaches the Write Thermal Management Hexword Maximum,
then write requests are blocked for the remainder of the window.
14:3
Write Thermal Management Hexword Maximum (WTMHM):
The Write Thermal Management
Hexword Maximum defines the maximum number of hexwords between 0-4095, which are permitted
to be written to DRAM within one Write Thermal Management Monitoring Window.
相關(guān)PDF資料
PDF描述
82845MZ Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845PE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
82845GE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284A Clock Generator and Driver for 8066, 8088 Processors
8284A-1 Clock Generator and Driver for 8066, 8088 Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82845MZ 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845PE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284611SM 制造商:Thomas & Betts 功能描述:
828461-2 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk
828462-1 制造商:TE Connectivity 功能描述:19P CPC AUFNAHMEGEH - Bulk