參數(shù)資料
型號： 82845Mx
廠商： Intel Corp.
英文描述： Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
中文描述： 英特爾845系列芯片組的手機(jī)82845MP/82845MZ芯片組內(nèi)存控制器中樞移動（婦幼保健米）
文件頁數(shù)： 15/157頁
文件大?。?/td> 1407K
代理商： 82845MX
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
15
R
1.1.
System Architecture
The Intel
845MP/845MZ Chipset Memory Controller Hub-M (MCH-M) component provides the
processor interface, DRAM interface, AGP interface, and hub interface. The CPU interface supports the
Mobile Intel Pentium 4 Processor-M subset of the Extended Mode of the Scalable Bus Protocol. The
Intel
845MP/845MZ Chipset is optimized for the Mobile Intel Pentium 4 Processor-M. It supports a
single channel of DDR memory. The MCH-M contains advanced power management logic. The Intel
845MP/845MZ Chipset platform supports the third generation mobile I/O Controller Hub (ICH3-M) to
provide the features required by a mobile platform.
The Intel
845 Chipset-Mobile Family (MCH-M) is in a 593
-
pin FC-BGA package and contains the
following functionality:
Supports single Mobile Intel Pentium 4 Processor-M configurations at 400 MT/s
AGTL+ host bus with integrated termination supporting 32-bit host addressing
845MP supports up to 1 GB of PC2100 Memory
845MZ supports up to 512 MB of PC1600 Memory
1.5-V AGP interface with 4x SBA/
PIPE#
Data Transfer and Fast Write capability
1.8-V, 8-bit, 66-MHz 4x hub interface to ICH3-M
Deeper Sleep
Intel SpeedStep
technology
Distributed arbitration for highly concurrent operation
1.2.
Mobile Intel Pentium
4 Processor-M Host Interface
The Intel
845MP/845MZ Chipset MCH-M is optimized for the Mobile Intel Pentium 4 Processor-M. The
primary enhancements over the Compatible Mode P6 bus protocol are:
Source synchronous double pumped address
Source synchronous quad pumped data
System bus interrupt and side-band signal delivery
In this mode, the MCH-M supports a 64B cache line size. Only one processor is supported at a System
bus frequency of 400 MT/s. The MCH-M integrates AGTL+ termination resistors on all of the AGTL+
signals. The MCH-M supports 32-bit host addresses, allowing the CPU to access the entire 4 GB of the
MCH-M memory address space.
The MCH-M has a 12-deep In-Order Queue to support up to 12 outstanding pipelined address requests
on the host bus. The MCH-M supports two outstanding defer cycles at a time; however, only one to any
particular IO interface. Host initiated I/O cycles are positively decoded to AGP/PCI or MCH-M
configuration space and subtractively decoded to the hub interface. Host initiated memory cycles are
positively decoded to AGP/PCI or DRAM. AGP semantic memory accesses initiated from AGP/PCI to
DRAM are not snooped on the host bus. Memory accesses initiated from AGP/PCI using PCI semantics
and from the hub interface to DRAM will be snooped on the System bus. Memory accesses whose
相關(guān)PDF資料
PDF描述
82845MZ Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845PE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
82845GE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284A Clock Generator and Driver for 8066, 8088 Processors
8284A-1 Clock Generator and Driver for 8066, 8088 Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82845MZ 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845PE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284611SM 制造商:Thomas & Betts 功能描述:
828461-2 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk
828462-1 制造商:TE Connectivity 功能描述:19P CPC AUFNAHMEGEH - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*