- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378217 > 82845Mx (Intel Corp.) Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) PDF資料下載
參數(shù)資料
| 型號(hào)： | 82845Mx |
| 廠商： | Intel Corp. |
| 英文描述： | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 中文描述： | 英特爾845系列芯片組的手機(jī)82845MP/82845MZ芯片組內(nèi)存控制器中樞移動(dòng)（婦幼保健米） |
| 文件頁(yè)數(shù)： | 80/157頁(yè) |
| 文件大?。?/td> | 1407K |
| 代理商： | 82845MX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
80
Datasheet
250687-002
R
3.7.34.
MCH-MCFG – MCH-M Configuration Register – Device #0
Offset:
Default:
Access:
Size:
C6-C7h
0000h
Read/Write Once, Read/Write, Read Only
16 bits
Bit
Description
15:12
Reserved
11
System Memory Frequency Select:
This bit must be programmed prior to memory initialization.
This bit
must
be programmed/set to “0” prior to memory initialization in order to guarantee proper
operation of the Intel845MZ.
0: System Memory frequency is set to 100 MHz
1: System Memory frequency is set to 133 MHz (845MP only)
10:6
Reserved
5
Monochrome Display adapter Present (MDAP):
This bit works with the VGA Enable bit in the
BCTRL register of device 1 to control the routing of host initiated transactions targeting MDA
compatible I/O and memory address ranges. This bit should not be set when the VGA Enable bit is
not set in device 1 BCTRL1 register. When the MDAP bit is set, accesses to MDA resources are
forwarded to hub interface A. MDA resources are defined as the following:
Memory addresses: 0B0000h - 0B7FFFh
I/O addresses: 3B4h, 3B5h, 3B8h, 3B9h, 3BAh, and 3BFh,
including ISA address aliases, (A[15:10] are not used in decode)
Any I/O reference that includes the I/O locations listed above, or their aliases, will be forwarded to the
hub interface A even if the reference also includes I/O locations not listed above.
Please refer to the System Address Map section of this document for further information.
4:3
Reserved
2
In-Order Queue Depth (IOQD):
This bit reflects the value sampled on HA[7]# on the deassertion of
the CPURST#. It indicates the depth of the host bus in-order queue (i.e. level of host bus pipelining).
If IOQD is set to 1 (HA[7]# sampled “1” i.e. undriven on the host bus), then the depth of the host bus
in-order queue is configured to the maximum allowed by the host bus protocol (i.e. 12). Note that the
MCH-M has an 12 deep IOQ and will assert BNR# on the bus to limit the number of queued bus
transactions to 12. If the IOQD bit is set to 0 (HA[7]# is sampled asserted , i.e., “0”), then depth of
the host bus in-order queue is set to 1 (i.e. no pipelining support on the host bus).
Note that HA[7]# is not driven by the MCH-M during CPURST#. If an IOQ size of 1 is desired, HA[7]#
must be driven low during CPURST# by an external source.
1
Reserved
0
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82845MZ | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 82845GE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284A | Clock Generator and Driver for 8066, 8088 Processors |
| 8284A-1 | Clock Generator and Driver for 8066, 8088 Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82845MZ | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284611SM | 制造商:Thomas & Betts 功能描述: |
| 828461-2 | 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk |
| 828462-1 | 制造商:TE Connectivity 功能描述:19P CPC AUFNAHMEGEH - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。