- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378217 > 82845Mx (Intel Corp.) Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) PDF資料下載
參數(shù)資料
| 型號： | 82845Mx |
| 廠商： | Intel Corp. |
| 英文描述： | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 中文描述： | 英特爾845系列芯片組的手機(jī)82845MP/82845MZ芯片組內(nèi)存控制器中樞移動（婦幼保健米） |
| 文件頁數(shù)： | 3/157頁 |
| 文件大?。?/td> | 1407K |
| 代理商： | 82845MX |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
3
R
Contents
1.
Overview.................................................................................................................................... 14
1.1.
System Architecture ...................................................................................................... 15
1.2.
Mobile Intel Pentium
4 Processor-M Host Interface.................................................... 15
1.2.1.
System Bus Error Checking........................................................................ 16
1.3.
System Memory Interface ............................................................................................. 16
1.4.
AGP Interface................................................................................................................ 18
1.5.
Hub Interface................................................................................................................. 18
1.6.
MCH-M Clocking ........................................................................................................... 18
1.7.
System Interrupts .......................................................................................................... 19
2.
Signal Description...................................................................................................................... 20
2.1.
Host Interface Signals ................................................................................................... 21
2.2.
DDR Interface................................................................................................................ 23
2.3.
Hub Interface Signals.................................................................................................... 24
2.4.
AGP Interface Signals................................................................................................... 24
2.4.1.
AGP Addressing Signals............................................................................. 24
2.4.2.
AGP Flow Control Signals........................................................................... 25
2.4.3.
AGP Status Signals..................................................................................... 25
2.4.4.
AGP Strobes ............................................................................................... 26
2.4.5.
AGP/PCI Signals-Semantics....................................................................... 27
2.5.
Clocks, Reset, and Miscellaneous ................................................................................ 30
2.6.
Voltage References, PLL Power ................................................................................... 31
2.7.
Pin State Table.............................................................................................................. 31
3.
Register Description................................................................................................................... 36
3.1.
Conceptual Overview of the Platform Configuration Structure...................................... 36
3.2.
Standard PCI Bus Configuration Mechanism................................................................ 36
3.3.
Routing Configuration Accesses................................................................................... 37
3.3.1.
PCI Bus #0 Configuration Mechanism ........................................................ 37
3.3.2.
Primary PCI and Downstream Configuration Mechanism........................... 37
3.3.3.
AGP Configuration Mechanism................................................................... 38
3.4.
MCH-M Register Introduction........................................................................................ 38
3.5.
I/O Mapped Registers ................................................................................................... 39
3.5.1.
CONFIG_ADDRESS – Configuration Address Register............................. 39
3.5.2.
CONFIG_DATA - Configuration Data Register........................................... 41
3.6.
Memory Mapped Register Space.................................................................................. 42
3.6.1.
DRAMWIDTH—DRAM Width Register....................................................... 43
3.6.2.
DQCMDSTR – Strength Control Register for DQ and CMD Signal
Groups ........................................................................................................ 44
3.6.3.
CKESTR – Strength Control Register for CKE Signal Group ..................... 45
3.6.4.
CSBSTR – Strength Control Register for CS# Signal Group...................... 46
3.6.5.
CKSTR – Strength Control Register for CK Signal Group (CK / CK#)........ 47
3.6.6.
RCVENSTR – Strength Control Register for RCVENOUT# Signals........... 48
3.7.
Host-Hub Interface Bridge Device Registers – Device #0............................................. 48
3.7.1.
VID – Vendor Identification Register – Device#0........................................ 51
3.7.2.
DID – Device Identification Register – Device#0......................................... 51
3.7.3.
PCICMD – PCI Command Register – Device #0........................................ 52
3.7.4.
PCISTS – PCI Status Register – Device #0................................................ 53
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82845MZ | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 82845GE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284A | Clock Generator and Driver for 8066, 8088 Processors |
| 8284A-1 | Clock Generator and Driver for 8066, 8088 Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82845MZ | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284611SM | 制造商:Thomas & Betts 功能描述: |
| 828461-2 | 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk |
| 828462-1 | 制造商:TE Connectivity 功能描述:19P CPC AUFNAHMEGEH - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。