- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378217 > 82845Mx (Intel Corp.) Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) PDF資料下載
參數(shù)資料
| 型號： | 82845Mx |
| 廠商： | Intel Corp. |
| 英文描述： | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 中文描述： | 英特爾845系列芯片組的手機82845MP/82845MZ芯片組內存控制器中樞移動（婦幼保健米） |
| 文件頁數(shù)： | 104/157頁 |
| 文件大?。?/td> | 1407K |
| 代理商： | 82845MX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁當前第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
104
Datasheet
250687-002
R
3.8.24.
DRTMC – DRAM Read Thermal Management Control
Offset:
Default:
Access:
Size:
58h-5Fh
0000_0000_0000_0000h
Read/Write/Lock
64 bits
Bit
Description
63:49
Reserved
48:41
Global DRAM Read Sampling Window (GDRSW):
This eight bit value is multiplied by 4*10
5
to
define the length of time in host clocks over which the number of hexwords read from the DRAM is
counted. If the number of hexwords read during this window exceeds the Global Read Hexword
Threshold (GRHT) defined below, then the thermal management mechanism will be invoked.
40:28
Global Read Hexword Threshold (GRHT):
The thirteen-bit value held in this field is multiplied by 2
15
to arrive at the number of hexwords that must be written within the Global DRAM Read Sampling
Window(GDRSW) in order to cause the thermal management mechanism to be invoked.
27:22
Read Thermal Management Time (RTMT):
This value provides a multiplier between 0 and 63 which
specifies how long thermal management remains in effect as a number of Global DRAM Read
Sampling Windows. For example, if GDRSW is programmed to 1000_0000b and WTT is set to
01_0000b, then thermal management will be performed for 8192*10
5
host clocks (at 100 MHz)
seconds once invoked (128 * 4*10
host clocks * 16).
21:15
Read Thermal Management Monitoring Window (RTMMW):
The value in this register is padded
with 4 0’s to specify a window of 0-2047 host clocks with 16 clock granularity. While the thermal
management mechanism is invoked, DRAM reads are monitored during this window. If the number of
hexwords read during the window reaches the Write Thermal Management Hexword Maximum, then
read requests are blocked for the remainder of the window.
14:3
Read Thermal Management Hexword Maximum (RTMHM):
The Read Thermal Management
Hexword Maximum defines the maximum number of hexwords between 0-4095, which are permitted
to be read to DRAM within one Write Thermal Management Monitoring Window.
2:1
Read Thermal Management Mode (RTMMode):
00
Thermal management via Counters and Hardware Thermal Management_on signal
mechanisms disabled.
01
Hardware Thermal Management_on signal mechanism is enabled.
In this mode, as
long as the Thermal Management_on signal is asserted, write thermal management is in
effect based on the settings in RTMW and RTHM. When the Thermal Management_on
signal is de-asserted, read thermal management stops and the counters associated with
the RTMW and RTHM are reset. When the hardware Thermal Management_on signal
mechanism is not enabled, the Thermal Management_on signal has no effects.
10
Counter mechanism controlled through GDRSW and GRHT is enabled
. When the
threshold set in GDRSW and GRHT is reached, thermal management start/stop cycles
occur based on the settings in RTMT, RTMMW and RTMHM.
11
Reserved
0
START Read Thermal Management (SRTM):
When this bit is set to ‘1’ read thermal management
begins based on the settings in RTMW and RTHM, and remains to be in effect until this bit is reset to
‘0’. When this bit is reset to ‘0’, read thermal management stops and the counters associated with
RTMW and RTHM are reset. Software writes to this bit to start and stop read thermal management.
相關PDF資料 |
PDF描述 |
|---|---|
| 82845MZ | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 82845GE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284A | Clock Generator and Driver for 8066, 8088 Processors |
| 8284A-1 | Clock Generator and Driver for 8066, 8088 Processors |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 82845MZ | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284611SM | 制造商:Thomas & Betts 功能描述: |
| 828461-2 | 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk |
| 828462-1 | 制造商:TE Connectivity 功能描述:19P CPC AUFNAHMEGEH - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。