Advance Information
82C205
912-1000-024
Page 10
Revision 1.0
Signal Name
Pin
No.
Signal
Type
Signal Description
SDCS#
127
O
SDRAM Chip Select (Active Low)
EDO RAS (Active Low)
SDWE#
131
O
Write Enable (Active Low)
3.3.5.
Panel Interface Signals
Signal Name
Pin
No.
Signal
Type
Signal Description
FPFRAME
32
O
Flat panel FRAME signal.
Analogous to vertical sync. Programmable polarity.
FPLINE
33
O
Flat panel line signal.
Analogous to horizontal sync. Programmable polarity.
FPSHIFT
36
O
Shift clock.
Analogous to pixel clock. Shift Clock can be programmed to be gated by DE.
DE
34
O
Panel enable (data ready) signal for display. Also known as DRDY.
FPDR[11:0]
70-
83
O
Flat Panel Red Display Data for TFT Mode (See Section 3.3.6.1 below for complete
mapping)
FPDG[11:0]
39-
57
O
Flat Panel Green Display Data (See Section 3.3.6.1 below for complete mapping)
FPDB[11:0]
55-
68
O
Flat Panel Blue Display Data (See Section 3.3.6.1 below for complete mapping)
3.3.6.
Power and Ground Signals
Signal Name
Pin
No.
Signal
Type
Signal Description
VCC3 (P0/P2)
26,
94,
112,
133,
174,
200
P
Core power plane. Also supplies I/O power for CPU, YUV and DRAM.
VCC_SRAM
(APS)
40,
66,
71
P
SRAM power plane
VCC_PLL2
(AP2)
105
P
PLL2 power plane
VCC3_PLL3
(AP3)
52
P
PLL3 power plane
VCC3_LCD
(P1)
45,
61,
80
P
Power plane for LCD